blob: aa14a8dd2505a10cb3c6405d3d6d95e4a0ab4fd9 [file] [log] [blame]
Santosh Shilimkar501f0c72011-01-01 19:56:04 +05301/*
2 * omap4-sar-layout.h: OMAP4 SAR RAM layout header file
3 *
4 * Copyright (C) 2011 Texas Instruments, Inc.
5 * Santosh Shilimkar <santosh.shilimkar@ti.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11#ifndef OMAP_ARCH_OMAP4_SAR_LAYOUT_H
12#define OMAP_ARCH_OMAP4_SAR_LAYOUT_H
13
14/*
15 * SAR BANK offsets from base address OMAP44XX_SAR_RAM_BASE
16 */
17#define SAR_BANK1_OFFSET 0x0000
18#define SAR_BANK2_OFFSET 0x1000
19#define SAR_BANK3_OFFSET 0x2000
20#define SAR_BANK4_OFFSET 0x3000
21
Santosh Shilimkarb2b97622010-06-16 22:19:48 +053022/* Scratch pad memory offsets from SAR_BANK1 */
23#define SCU_OFFSET0 0xd00
24#define SCU_OFFSET1 0xd04
25#define OMAP_TYPE_OFFSET 0xd10
26
27/* CPUx Wakeup Non-Secure Physical Address offsets in SAR_BANK3 */
28#define CPU0_WAKEUP_NS_PA_ADDR_OFFSET 0xa04
29#define CPU1_WAKEUP_NS_PA_ADDR_OFFSET 0xa08
30
Santosh Shilimkar0f3cf2e2010-06-16 23:29:31 +053031#define SAR_BACKUP_STATUS_OFFSET (SAR_BANK3_OFFSET + 0x500)
32#define SAR_SECURE_RAM_SIZE_OFFSET (SAR_BANK3_OFFSET + 0x504)
33#define SAR_SECRAM_SAVED_AT_OFFSET (SAR_BANK3_OFFSET + 0x508)
34
35/* WakeUpGen save restore offset from OMAP44XX_SAR_RAM_BASE */
36#define WAKEUPGENENB_OFFSET_CPU0 (SAR_BANK3_OFFSET + 0x684)
37#define WAKEUPGENENB_SECURE_OFFSET_CPU0 (SAR_BANK3_OFFSET + 0x694)
38#define WAKEUPGENENB_OFFSET_CPU1 (SAR_BANK3_OFFSET + 0x6a4)
39#define WAKEUPGENENB_SECURE_OFFSET_CPU1 (SAR_BANK3_OFFSET + 0x6b4)
40#define AUXCOREBOOT0_OFFSET (SAR_BANK3_OFFSET + 0x6c4)
41#define AUXCOREBOOT1_OFFSET (SAR_BANK3_OFFSET + 0x6c8)
42#define PTMSYNCREQ_MASK_OFFSET (SAR_BANK3_OFFSET + 0x6cc)
43#define PTMSYNCREQ_EN_OFFSET (SAR_BANK3_OFFSET + 0x6d0)
44#define SAR_BACKUP_STATUS_WAKEUPGEN 0x10
45
Santosh Shilimkar501f0c72011-01-01 19:56:04 +053046#endif