blob: 0eb1c1b685a7db84630614b4dce858beb4a3f182 [file] [log] [blame]
Bryan Wu1394f032007-05-06 14:50:22 -07001/*
2 * File: include/asm-blackfin/cplbinit.h
3 * Based on:
4 * Author:
5 *
6 * Created:
7 * Description:
8 *
9 * Modified:
10 * Copyright 2004-2006 Analog Devices Inc.
11 *
12 * Bugs: Enter bugs at http://blackfin.uclinux.org/
13 *
14 * This program is free software; you can redistribute it and/or modify
15 * it under the terms of the GNU General Public License as published by
16 * the Free Software Foundation; either version 2 of the License, or
17 * (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, see the file COPYING, or write
26 * to the Free Software Foundation, Inc.,
27 * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
28 */
29
Mike Frysinger81a487a2007-11-21 15:55:45 +080030#ifndef __ASM_CPLBINIT_H__
31#define __ASM_CPLBINIT_H__
32
Bryan Wu1394f032007-05-06 14:50:22 -070033#include <asm/blackfin.h>
34#include <asm/cplb.h>
35
Bernd Schmidtb97b8a92008-01-27 18:39:16 +080036#ifdef CONFIG_MPU
37
38#include <asm/cplb-mpu.h>
39
40#else
41
Bryan Wu1394f032007-05-06 14:50:22 -070042#define INITIAL_T 0x1
43#define SWITCH_T 0x2
44#define I_CPLB 0x4
45#define D_CPLB 0x8
46
47#define IN_KERNEL 1
48
49enum
50{ZERO_P, L1I_MEM, L1D_MEM, SDRAM_KERN , SDRAM_RAM_MTD, SDRAM_DMAZ, RES_MEM, ASYNC_MEM, L2_MEM};
51
52struct cplb_desc {
53 u32 start; /* start address */
54 u32 end; /* end address */
55 u32 psize; /* prefered size if any otherwise 1MB or 4MB*/
56 u16 attr;/* attributes */
57 u16 i_conf;/* I-CPLB DATA */
58 u16 d_conf;/* D-CPLB DATA */
59 u16 valid;/* valid */
60 const s8 name[30];/* name */
61};
62
63struct cplb_tab {
64 u_long *tab;
65 u16 pos;
66 u16 size;
67};
68
Mike Frysinger81a487a2007-11-21 15:55:45 +080069extern u_long icplb_table[];
70extern u_long dcplb_table[];
Bryan Wu1394f032007-05-06 14:50:22 -070071
72/* Till here we are discussing about the static memory management model.
73 * However, the operating envoronments commonly define more CPLB
74 * descriptors to cover the entire addressable memory than will fit into
75 * the available on-chip 16 CPLB MMRs. When this happens, the below table
76 * will be used which will hold all the potentially required CPLB descriptors
77 *
78 * This is how Page descriptor Table is implemented in uClinux/Blackfin.
79 */
80
Mike Frysinger81a487a2007-11-21 15:55:45 +080081extern u_long ipdt_table[];
82extern u_long dpdt_table[];
Bryan Wu1394f032007-05-06 14:50:22 -070083#ifdef CONFIG_CPLB_INFO
Mike Frysinger81a487a2007-11-21 15:55:45 +080084extern u_long ipdt_swapcount_table[];
85extern u_long dpdt_swapcount_table[];
86#endif
Bryan Wu1394f032007-05-06 14:50:22 -070087
Bernd Schmidtb97b8a92008-01-27 18:39:16 +080088#endif /* CONFIG_MPU */
89
Bernd Schmidt29440a22007-07-12 16:25:29 +080090extern unsigned long reserved_mem_dcache_on;
91extern unsigned long reserved_mem_icache_on;
Bryan Wu1394f032007-05-06 14:50:22 -070092
Bernd Schmidt29440a22007-07-12 16:25:29 +080093extern void generate_cpl_tables(void);
Mike Frysinger81a487a2007-11-21 15:55:45 +080094
95#endif