Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm / 4cefa360747476ca10b7445c91d4d25df09837c5 / . / arch / arm / mach-s5pv210 / mach-goni.c
blob: 88c38e313aa8607cb2d1721a3996965e00bd63f5 [file] [log] [blame]
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]1/* linux/arch/arm/mach-s5pv210/mach-goni.c
2 *
3 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com/
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9*/
10
11#include <linux/kernel.h>
12#include <linux/types.h>
13#include <linux/init.h>
14#include <linux/serial_core.h>
15
16#include <asm/mach/arch.h>
17#include <asm/mach/map.h>
18#include <asm/setup.h>
19#include <asm/mach-types.h>
20
21#include <mach/map.h>
22#include <mach/regs-clock.h>
23
24#include <plat/regs-serial.h>
25#include <plat/s5pv210.h>
26#include <plat/devs.h>
27#include <plat/cpu.h>
28
29/* Following are default values for UCON, ULCON and UFCON UART registers */
30#define S5PV210_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
31 S3C2410_UCON_RXILEVEL | \
32 S3C2410_UCON_TXIRQMODE | \
33 S3C2410_UCON_RXIRQMODE | \
34 S3C2410_UCON_RXFIFO_TOI | \
35 S3C2443_UCON_RXERR_IRQEN)
36
37#define S5PV210_ULCON_DEFAULT S3C2410_LCON_CS8
38
Joonyoung Shimbbf7b352010-06-24 19:28:55 +0900[diff] [blame]39#define S5PV210_UFCON_DEFAULT S3C2410_UFCON_FIFOMODE
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]40
41static struct s3c2410_uartcfg goni_uartcfgs[] __initdata = {
42 [0] = {
43 .hwport = 0,
44 .flags = 0,
45 .ucon = S5PV210_UCON_DEFAULT,
46 .ulcon = S5PV210_ULCON_DEFAULT,
Joonyoung Shimbbf7b352010-06-24 19:28:55 +0900[diff] [blame]47 .ufcon = S5PV210_UFCON_DEFAULT |
48 S5PV210_UFCON_TXTRIG256 | S5PV210_UFCON_RXTRIG256,
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]49 },
50 [1] = {
51 .hwport = 1,
52 .flags = 0,
53 .ucon = S5PV210_UCON_DEFAULT,
54 .ulcon = S5PV210_ULCON_DEFAULT,
Joonyoung Shimbbf7b352010-06-24 19:28:55 +0900[diff] [blame]55 .ufcon = S5PV210_UFCON_DEFAULT |
56 S5PV210_UFCON_TXTRIG64 | S5PV210_UFCON_RXTRIG64,
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]57 },
58 [2] = {
59 .hwport = 2,
60 .flags = 0,
61 .ucon = S5PV210_UCON_DEFAULT,
62 .ulcon = S5PV210_ULCON_DEFAULT,
Joonyoung Shimbbf7b352010-06-24 19:28:55 +0900[diff] [blame]63 .ufcon = S5PV210_UFCON_DEFAULT |
64 S5PV210_UFCON_TXTRIG16 | S5PV210_UFCON_RXTRIG16,
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]65 },
66 [3] = {
67 .hwport = 3,
68 .flags = 0,
69 .ucon = S5PV210_UCON_DEFAULT,
70 .ulcon = S5PV210_ULCON_DEFAULT,
Joonyoung Shimbbf7b352010-06-24 19:28:55 +0900[diff] [blame]71 .ufcon = S5PV210_UFCON_DEFAULT |
72 S5PV210_UFCON_TXTRIG16 | S5PV210_UFCON_RXTRIG16,
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]73 },
74};
75
76static struct platform_device *goni_devices[] __initdata = {
Joonyoung Shim4cefa362010-06-30 20:36:01 +0900[diff] [blame^]77 &s5pc110_device_onenand,
Joonyoung Shim2e57da42010-05-19 23:15:32 +0900[diff] [blame]78};
79
80static void __init goni_map_io(void)
81{
82 s5p_init_io(NULL, 0, S5P_VA_CHIPID);
83 s3c24xx_init_clocks(24000000);
84 s3c24xx_init_uarts(goni_uartcfgs, ARRAY_SIZE(goni_uartcfgs));
85}
86
87static void __init goni_machine_init(void)
88{
89 platform_add_devices(goni_devices, ARRAY_SIZE(goni_devices));
90}
91
92MACHINE_START(GONI, "GONI")
93 /* Maintainers: Kyungmin Park <kyungmin.park@samsung.com> */
94 .phys_io = S3C_PA_UART & 0xfff00000,
95 .io_pg_offst = (((u32)S3C_VA_UART) >> 18) & 0xfffc,
96 .boot_params = S5P_PA_SDRAM + 0x100,
97 .init_irq = s5pv210_init_irq,
98 .map_io = goni_map_io,
99 .init_machine = goni_machine_init,
100 .timer = &s3c24xx_timer,
101MACHINE_END