blob: fe52151d2e847fe99103b5805b240b5897843ba9 [file] [log] [blame]
Ben Dooksf8271e52007-02-17 15:41:50 +01001/* linux/arch/arm/mach-s3c2443/dma.c
2 *
3 * Copyright (c) 2007 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * S3C2443 DMA selection
7 *
8 * http://armlinux.simtec.co.uk/
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13*/
14
15#include <linux/kernel.h>
16#include <linux/init.h>
17#include <linux/sysdev.h>
18#include <linux/serial_core.h>
Russell Kingfced80c2008-09-06 12:10:45 +010019#include <linux/io.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010020
Russell Kinga09e64f2008-08-05 16:14:15 +010021#include <mach/dma.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010022
Ben Dooks992426b2010-02-20 23:01:33 +000023#include <plat/dma-s3c24xx.h>
Ben Dooksa2b7ba92008-10-07 22:26:09 +010024#include <plat/cpu.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010025
Ben Dooksa2b7ba92008-10-07 22:26:09 +010026#include <plat/regs-serial.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010027#include <mach/regs-gpio.h>
Ben Dooksf74c95c2008-10-30 10:14:36 +000028#include <plat/regs-ac97.h>
Ben Dooks44dc9402009-03-19 15:02:35 +000029#include <plat/regs-dma.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010030#include <mach/regs-mem.h>
31#include <mach/regs-lcd.h>
32#include <mach/regs-sdi.h>
Ben Dooks8150bc82009-03-04 00:49:26 +000033#include <plat/regs-iis.h>
Ben Dooks13622702008-10-30 10:14:38 +000034#include <plat/regs-spi.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010035
36#define MAP(x) { \
37 [0] = (x) | DMA_CH_VALID, \
38 [1] = (x) | DMA_CH_VALID, \
39 [2] = (x) | DMA_CH_VALID, \
40 [3] = (x) | DMA_CH_VALID, \
41 [4] = (x) | DMA_CH_VALID, \
42 [5] = (x) | DMA_CH_VALID, \
43 }
44
45static struct s3c24xx_dma_map __initdata s3c2443_dma_mappings[] = {
46 [DMACH_XD0] = {
47 .name = "xdreq0",
48 .channels = MAP(S3C2443_DMAREQSEL_XDREQ0),
49 },
50 [DMACH_XD1] = {
51 .name = "xdreq1",
52 .channels = MAP(S3C2443_DMAREQSEL_XDREQ1),
53 },
54 [DMACH_SDI] = {
55 .name = "sdi",
56 .channels = MAP(S3C2443_DMAREQSEL_SDI),
Ben Dooksf8271e52007-02-17 15:41:50 +010057 },
58 [DMACH_SPI0] = {
59 .name = "spi0",
60 .channels = MAP(S3C2443_DMAREQSEL_SPI0TX),
Ben Dooksf8271e52007-02-17 15:41:50 +010061 },
62 [DMACH_SPI1] = {
63 .name = "spi1",
64 .channels = MAP(S3C2443_DMAREQSEL_SPI1TX),
Ben Dooksf8271e52007-02-17 15:41:50 +010065 },
66 [DMACH_UART0] = {
67 .name = "uart0",
68 .channels = MAP(S3C2443_DMAREQSEL_UART0_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010069 },
70 [DMACH_UART1] = {
71 .name = "uart1",
72 .channels = MAP(S3C2443_DMAREQSEL_UART1_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010073 },
74 [DMACH_UART2] = {
75 .name = "uart2",
76 .channels = MAP(S3C2443_DMAREQSEL_UART2_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010077 },
78 [DMACH_UART3] = {
79 .name = "uart3",
80 .channels = MAP(S3C2443_DMAREQSEL_UART3_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010081 },
82 [DMACH_UART0_SRC2] = {
83 .name = "uart0",
84 .channels = MAP(S3C2443_DMAREQSEL_UART0_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010085 },
86 [DMACH_UART1_SRC2] = {
87 .name = "uart1",
88 .channels = MAP(S3C2443_DMAREQSEL_UART1_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010089 },
90 [DMACH_UART2_SRC2] = {
91 .name = "uart2",
92 .channels = MAP(S3C2443_DMAREQSEL_UART2_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010093 },
94 [DMACH_UART3_SRC2] = {
95 .name = "uart3",
96 .channels = MAP(S3C2443_DMAREQSEL_UART3_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010097 },
98 [DMACH_TIMER] = {
99 .name = "timer",
100 .channels = MAP(S3C2443_DMAREQSEL_TIMER),
101 },
102 [DMACH_I2S_IN] = {
103 .name = "i2s-sdi",
104 .channels = MAP(S3C2443_DMAREQSEL_I2SRX),
Ben Dooksf8271e52007-02-17 15:41:50 +0100105 },
106 [DMACH_I2S_OUT] = {
107 .name = "i2s-sdo",
108 .channels = MAP(S3C2443_DMAREQSEL_I2STX),
Ben Dooksf8271e52007-02-17 15:41:50 +0100109 },
110 [DMACH_PCM_IN] = {
111 .name = "pcm-in",
112 .channels = MAP(S3C2443_DMAREQSEL_PCMIN),
Ben Dooksf8271e52007-02-17 15:41:50 +0100113 },
114 [DMACH_PCM_OUT] = {
115 .name = "pcm-out",
116 .channels = MAP(S3C2443_DMAREQSEL_PCMOUT),
Ben Dooksf8271e52007-02-17 15:41:50 +0100117 },
118 [DMACH_MIC_IN] = {
119 .name = "mic-in",
120 .channels = MAP(S3C2443_DMAREQSEL_MICIN),
Ben Dooksf8271e52007-02-17 15:41:50 +0100121 },
122};
123
124static void s3c2443_dma_select(struct s3c2410_dma_chan *chan,
125 struct s3c24xx_dma_map *map)
126{
127 writel(map->channels[0] | S3C2443_DMAREQSEL_HW,
128 chan->regs + S3C2443_DMA_DMAREQSEL);
129}
130
131static struct s3c24xx_dma_selection __initdata s3c2443_dma_sel = {
132 .select = s3c2443_dma_select,
133 .dcon_mask = 0,
134 .map = s3c2443_dma_mappings,
135 .map_size = ARRAY_SIZE(s3c2443_dma_mappings),
136};
137
Krzysztof Heltf2c10d62007-09-04 17:19:33 +0100138static int __init s3c2443_dma_add(struct sys_device *sysdev)
Ben Dooksf8271e52007-02-17 15:41:50 +0100139{
140 s3c24xx_dma_init(6, IRQ_S3C2443_DMA0, 0x100);
141 return s3c24xx_dma_init_map(&s3c2443_dma_sel);
142}
143
144static struct sysdev_driver s3c2443_dma_driver = {
145 .add = s3c2443_dma_add,
146};
147
148static int __init s3c2443_dma_init(void)
149{
150 return sysdev_driver_register(&s3c2443_sysclass, &s3c2443_dma_driver);
151}
152
153arch_initcall(s3c2443_dma_init);