Joseph Chan | 801b8a8 | 2008-10-15 22:03:21 -0700 | [diff] [blame] | 1 | /* |
| 2 | * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved. |
| 3 | * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved. |
| 4 | |
| 5 | * This program is free software; you can redistribute it and/or |
| 6 | * modify it under the terms of the GNU General Public |
| 7 | * License as published by the Free Software Foundation; |
| 8 | * either version 2, or (at your option) any later version. |
| 9 | |
| 10 | * This program is distributed in the hope that it will be useful, |
| 11 | * but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even |
| 12 | * the implied warranty of MERCHANTABILITY or FITNESS FOR |
| 13 | * A PARTICULAR PURPOSE.See the GNU General Public License |
| 14 | * for more details. |
| 15 | |
| 16 | * You should have received a copy of the GNU General Public License |
| 17 | * along with this program; if not, write to the Free Software |
| 18 | * Foundation, Inc., |
| 19 | * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. |
| 20 | */ |
| 21 | |
| 22 | #ifndef __ACCEL_H__ |
| 23 | #define __ACCEL_H__ |
| 24 | |
| 25 | #define FB_ACCEL_VIA_UNICHROME 50 |
| 26 | |
| 27 | /* MMIO Base Address Definition */ |
| 28 | #define MMIO_VGABASE 0x8000 |
| 29 | #define MMIO_CR_READ (MMIO_VGABASE + 0x3D4) |
| 30 | #define MMIO_CR_WRITE (MMIO_VGABASE + 0x3D5) |
| 31 | #define MMIO_SR_READ (MMIO_VGABASE + 0x3C4) |
| 32 | #define MMIO_SR_WRITE (MMIO_VGABASE + 0x3C5) |
| 33 | |
| 34 | /* HW Cursor Status Define */ |
| 35 | #define HW_Cursor_ON 0 |
| 36 | #define HW_Cursor_OFF 1 |
| 37 | |
| 38 | #define CURSOR_SIZE (8 * 1024) |
| 39 | #define VQ_SIZE (256 * 1024) |
| 40 | |
| 41 | #define VIA_MMIO_BLTBASE 0x200000 |
| 42 | #define VIA_MMIO_BLTSIZE 0x200000 |
| 43 | |
| 44 | /* Defines for 2D registers */ |
| 45 | #define VIA_REG_GECMD 0x000 |
| 46 | #define VIA_REG_GEMODE 0x004 |
| 47 | #define VIA_REG_SRCPOS 0x008 |
| 48 | #define VIA_REG_DSTPOS 0x00C |
| 49 | /* width and height */ |
| 50 | #define VIA_REG_DIMENSION 0x010 |
| 51 | #define VIA_REG_PATADDR 0x014 |
| 52 | #define VIA_REG_FGCOLOR 0x018 |
| 53 | #define VIA_REG_BGCOLOR 0x01C |
| 54 | /* top and left of clipping */ |
| 55 | #define VIA_REG_CLIPTL 0x020 |
| 56 | /* bottom and right of clipping */ |
| 57 | #define VIA_REG_CLIPBR 0x024 |
| 58 | #define VIA_REG_OFFSET 0x028 |
| 59 | /* color key control */ |
| 60 | #define VIA_REG_KEYCONTROL 0x02C |
| 61 | #define VIA_REG_SRCBASE 0x030 |
| 62 | #define VIA_REG_DSTBASE 0x034 |
| 63 | /* pitch of src and dst */ |
| 64 | #define VIA_REG_PITCH 0x038 |
| 65 | #define VIA_REG_MONOPAT0 0x03C |
| 66 | #define VIA_REG_MONOPAT1 0x040 |
| 67 | /* from 0x100 to 0x1ff */ |
| 68 | #define VIA_REG_COLORPAT 0x100 |
| 69 | |
| 70 | /* VIA_REG_PITCH(0x38): Pitch Setting */ |
| 71 | #define VIA_PITCH_ENABLE 0x80000000 |
| 72 | |
| 73 | /* defines for VIA HW cursor registers */ |
| 74 | #define VIA_REG_CURSOR_MODE 0x2D0 |
| 75 | #define VIA_REG_CURSOR_POS 0x2D4 |
| 76 | #define VIA_REG_CURSOR_ORG 0x2D8 |
| 77 | #define VIA_REG_CURSOR_BG 0x2DC |
| 78 | #define VIA_REG_CURSOR_FG 0x2E0 |
| 79 | |
| 80 | /* VIA_REG_GEMODE(0x04): GE mode */ |
| 81 | #define VIA_GEM_8bpp 0x00000000 |
| 82 | #define VIA_GEM_16bpp 0x00000100 |
| 83 | #define VIA_GEM_32bpp 0x00000300 |
| 84 | |
| 85 | /* VIA_REG_GECMD(0x00): 2D Engine Command */ |
| 86 | #define VIA_GEC_NOOP 0x00000000 |
| 87 | #define VIA_GEC_BLT 0x00000001 |
| 88 | #define VIA_GEC_LINE 0x00000005 |
| 89 | |
| 90 | /* Rotate Command */ |
| 91 | #define VIA_GEC_ROT 0x00000008 |
| 92 | |
| 93 | #define VIA_GEC_SRC_XY 0x00000000 |
| 94 | #define VIA_GEC_SRC_LINEAR 0x00000010 |
| 95 | #define VIA_GEC_DST_XY 0x00000000 |
| 96 | #define VIA_GEC_DST_LINRAT 0x00000020 |
| 97 | |
| 98 | #define VIA_GEC_SRC_FB 0x00000000 |
| 99 | #define VIA_GEC_SRC_SYS 0x00000040 |
| 100 | #define VIA_GEC_DST_FB 0x00000000 |
| 101 | #define VIA_GEC_DST_SYS 0x00000080 |
| 102 | |
| 103 | /* source is mono */ |
| 104 | #define VIA_GEC_SRC_MONO 0x00000100 |
| 105 | /* pattern is mono */ |
| 106 | #define VIA_GEC_PAT_MONO 0x00000200 |
| 107 | /* mono src is opaque */ |
| 108 | #define VIA_GEC_MSRC_OPAQUE 0x00000000 |
| 109 | /* mono src is transparent */ |
| 110 | #define VIA_GEC_MSRC_TRANS 0x00000400 |
| 111 | /* pattern is in frame buffer */ |
| 112 | #define VIA_GEC_PAT_FB 0x00000000 |
| 113 | /* pattern is from reg setting */ |
| 114 | #define VIA_GEC_PAT_REG 0x00000800 |
| 115 | |
| 116 | #define VIA_GEC_CLIP_DISABLE 0x00000000 |
| 117 | #define VIA_GEC_CLIP_ENABLE 0x00001000 |
| 118 | |
| 119 | #define VIA_GEC_FIXCOLOR_PAT 0x00002000 |
| 120 | |
| 121 | #define VIA_GEC_INCX 0x00000000 |
| 122 | #define VIA_GEC_DECY 0x00004000 |
| 123 | #define VIA_GEC_INCY 0x00000000 |
| 124 | #define VIA_GEC_DECX 0x00008000 |
| 125 | /* mono pattern is opaque */ |
| 126 | #define VIA_GEC_MPAT_OPAQUE 0x00000000 |
| 127 | /* mono pattern is transparent */ |
| 128 | #define VIA_GEC_MPAT_TRANS 0x00010000 |
| 129 | |
| 130 | #define VIA_GEC_MONO_UNPACK 0x00000000 |
| 131 | #define VIA_GEC_MONO_PACK 0x00020000 |
| 132 | #define VIA_GEC_MONO_DWORD 0x00000000 |
| 133 | #define VIA_GEC_MONO_WORD 0x00040000 |
| 134 | #define VIA_GEC_MONO_BYTE 0x00080000 |
| 135 | |
| 136 | #define VIA_GEC_LASTPIXEL_ON 0x00000000 |
| 137 | #define VIA_GEC_LASTPIXEL_OFF 0x00100000 |
| 138 | #define VIA_GEC_X_MAJOR 0x00000000 |
| 139 | #define VIA_GEC_Y_MAJOR 0x00200000 |
| 140 | #define VIA_GEC_QUICK_START 0x00800000 |
| 141 | |
| 142 | /* defines for VIA 3D registers */ |
| 143 | #define VIA_REG_STATUS 0x400 |
| 144 | #define VIA_REG_CR_TRANSET 0x41C |
| 145 | #define VIA_REG_CR_TRANSPACE 0x420 |
| 146 | #define VIA_REG_TRANSET 0x43C |
| 147 | #define VIA_REG_TRANSPACE 0x440 |
| 148 | |
| 149 | /* VIA_REG_STATUS(0x400): Engine Status */ |
| 150 | |
| 151 | /* Command Regulator is busy */ |
| 152 | #define VIA_CMD_RGTR_BUSY 0x00000080 |
| 153 | /* 2D Engine is busy */ |
| 154 | #define VIA_2D_ENG_BUSY 0x00000002 |
| 155 | /* 3D Engine is busy */ |
| 156 | #define VIA_3D_ENG_BUSY 0x00000001 |
| 157 | /* Virtual Queue is busy */ |
| 158 | #define VIA_VR_QUEUE_BUSY 0x00020000 |
| 159 | |
| 160 | #define MAXLOOP 0xFFFFFF |
| 161 | |
| 162 | void viafb_init_accel(void); |
| 163 | void viafb_init_2d_engine(void); |
| 164 | void set_2d_color_depth(int); |
| 165 | void viafb_hw_cursor_init(void); |
| 166 | void viafb_show_hw_cursor(struct fb_info *info, int Status); int |
| 167 | viafb_wait_engine_idle(void); void viafb_set_2d_color_depth(int bpp); |
| 168 | |
| 169 | #endif /* __ACCEL_H__ */ |