blob: a30d242c7398d378269bcd80b3a29d4f86674cc6 [file] [log] [blame]
Mike Frysingerb03f2032009-01-07 23:14:38 +08001/* mach/dma.h - arch-specific DMA defines
Roy Huang088eec12007-06-21 11:34:16 +08002 *
Mike Frysingerb03f2032009-01-07 23:14:38 +08003 * Copyright 2004-2008 Analog Devices Inc.
Roy Huang088eec12007-06-21 11:34:16 +08004 *
Mike Frysingerb03f2032009-01-07 23:14:38 +08005 * Licensed under the GPL-2 or later.
Roy Huang088eec12007-06-21 11:34:16 +08006 */
7
8#ifndef _MACH_DMA_H_
9#define _MACH_DMA_H_
10
11#define CH_SPORT0_RX 0
12#define CH_SPORT0_TX 1
13#define CH_SPORT1_RX 2
14#define CH_SPORT1_TX 3
15#define CH_SPI0 4
16#define CH_SPI1 5
17#define CH_UART0_RX 6
18#define CH_UART0_TX 7
19#define CH_UART1_RX 8
20#define CH_UART1_TX 9
21#define CH_ATAPI_RX 10
22#define CH_ATAPI_TX 11
Roy Huang088eec12007-06-21 11:34:16 +080023#define CH_EPPI0 12
24#define CH_EPPI1 13
25#define CH_EPPI2 14
26#define CH_PIXC_IMAGE 15
27#define CH_PIXC_OVERLAY 16
28#define CH_PIXC_OUTPUT 17
29#define CH_SPORT2_RX 18
Sonic Zhang8b01eaf2008-02-02 16:31:00 +080030#define CH_UART2_RX 18
Roy Huang088eec12007-06-21 11:34:16 +080031#define CH_SPORT2_TX 19
Sonic Zhang8b01eaf2008-02-02 16:31:00 +080032#define CH_UART2_TX 19
Roy Huang088eec12007-06-21 11:34:16 +080033#define CH_SPORT3_RX 20
Sonic Zhang8b01eaf2008-02-02 16:31:00 +080034#define CH_UART3_RX 20
Roy Huang088eec12007-06-21 11:34:16 +080035#define CH_SPORT3_TX 21
Sonic Zhang8b01eaf2008-02-02 16:31:00 +080036#define CH_UART3_TX 21
Roy Huang088eec12007-06-21 11:34:16 +080037#define CH_SDH 22
Bryan Wub37bde12007-10-02 13:56:05 -070038#define CH_NFC 22
Roy Huang088eec12007-06-21 11:34:16 +080039#define CH_SPI2 23
40
Roy Huang24a07a12007-07-12 22:41:45 +080041#define CH_MEM_STREAM0_DEST 24
42#define CH_MEM_STREAM0_SRC 25
43#define CH_MEM_STREAM1_DEST 26
44#define CH_MEM_STREAM1_SRC 27
45#define CH_MEM_STREAM2_DEST 28
46#define CH_MEM_STREAM2_SRC 29
47#define CH_MEM_STREAM3_DEST 30
48#define CH_MEM_STREAM3_SRC 31
Roy Huang088eec12007-06-21 11:34:16 +080049
Mike Frysinger211daf92009-01-07 23:14:39 +080050#define MAX_DMA_CHANNELS 32
Roy Huang24a07a12007-07-12 22:41:45 +080051
Roy Huang088eec12007-06-21 11:34:16 +080052#endif