blob: 490cdf15ccb6ee68f6176f97727ff82756726f4c [file] [log] [blame]
Felipe Balbi550a7372008-07-24 12:27:36 +03001/*
2 * Copyright (C) 2005-2007 by Texas Instruments
3 * Some code has been taken from tusb6010.c
4 * Copyrights for that are attributable to:
5 * Copyright (C) 2006 Nokia Corporation
Felipe Balbi550a7372008-07-24 12:27:36 +03006 * Tony Lindgren <tony@atomide.com>
7 *
8 * This file is part of the Inventra Controller Driver for Linux.
9 *
10 * The Inventra Controller Driver for Linux is free software; you
11 * can redistribute it and/or modify it under the terms of the GNU
12 * General Public License version 2 as published by the Free Software
13 * Foundation.
14 *
15 * The Inventra Controller Driver for Linux is distributed in
16 * the hope that it will be useful, but WITHOUT ANY WARRANTY;
17 * without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
19 * License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with The Inventra Controller Driver for Linux ; if not,
23 * write to the Free Software Foundation, Inc., 59 Temple Place,
24 * Suite 330, Boston, MA 02111-1307 USA
25 *
26 */
27#include <linux/module.h>
28#include <linux/kernel.h>
29#include <linux/sched.h>
Felipe Balbi550a7372008-07-24 12:27:36 +030030#include <linux/init.h>
31#include <linux/list.h>
32#include <linux/clk.h>
33#include <linux/io.h>
34
35#include <asm/mach-types.h>
Felipe Balbi0590d582008-08-30 19:42:02 +030036#include <mach/hardware.h>
Tony Lindgrence491cf2009-10-20 09:40:47 -070037#include <plat/mux.h>
Felipe Balbi550a7372008-07-24 12:27:36 +030038
39#include "musb_core.h"
40#include "omap2430.h"
41
42#ifdef CONFIG_ARCH_OMAP3430
43#define get_cpu_rev() 2
44#endif
45
Felipe Balbi550a7372008-07-24 12:27:36 +030046
47static struct timer_list musb_idle_timer;
48
49static void musb_do_idle(unsigned long _musb)
50{
51 struct musb *musb = (void *)_musb;
52 unsigned long flags;
Ajay Kumar Guptaeef767b2008-10-29 15:10:38 +020053#ifdef CONFIG_USB_MUSB_HDRC_HCD
Felipe Balbi550a7372008-07-24 12:27:36 +030054 u8 power;
Ajay Kumar Guptaeef767b2008-10-29 15:10:38 +020055#endif
Felipe Balbi550a7372008-07-24 12:27:36 +030056 u8 devctl;
57
Felipe Balbi550a7372008-07-24 12:27:36 +030058 spin_lock_irqsave(&musb->lock, flags);
59
David Brownell71783e02008-11-24 13:06:49 +020060 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
61
David Brownell84e250f2009-03-31 12:30:04 -070062 switch (musb->xceiv->state) {
Felipe Balbi550a7372008-07-24 12:27:36 +030063 case OTG_STATE_A_WAIT_BCON:
64 devctl &= ~MUSB_DEVCTL_SESSION;
65 musb_writeb(musb->mregs, MUSB_DEVCTL, devctl);
66
67 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
68 if (devctl & MUSB_DEVCTL_BDEVICE) {
David Brownell84e250f2009-03-31 12:30:04 -070069 musb->xceiv->state = OTG_STATE_B_IDLE;
Felipe Balbi550a7372008-07-24 12:27:36 +030070 MUSB_DEV_MODE(musb);
71 } else {
David Brownell84e250f2009-03-31 12:30:04 -070072 musb->xceiv->state = OTG_STATE_A_IDLE;
Felipe Balbi550a7372008-07-24 12:27:36 +030073 MUSB_HST_MODE(musb);
74 }
75 break;
76#ifdef CONFIG_USB_MUSB_HDRC_HCD
77 case OTG_STATE_A_SUSPEND:
78 /* finish RESUME signaling? */
79 if (musb->port1_status & MUSB_PORT_STAT_RESUME) {
80 power = musb_readb(musb->mregs, MUSB_POWER);
81 power &= ~MUSB_POWER_RESUME;
82 DBG(1, "root port resume stopped, power %02x\n", power);
83 musb_writeb(musb->mregs, MUSB_POWER, power);
84 musb->is_active = 1;
85 musb->port1_status &= ~(USB_PORT_STAT_SUSPEND
86 | MUSB_PORT_STAT_RESUME);
87 musb->port1_status |= USB_PORT_STAT_C_SUSPEND << 16;
88 usb_hcd_poll_rh_status(musb_to_hcd(musb));
89 /* NOTE: it might really be A_WAIT_BCON ... */
David Brownell84e250f2009-03-31 12:30:04 -070090 musb->xceiv->state = OTG_STATE_A_HOST;
Felipe Balbi550a7372008-07-24 12:27:36 +030091 }
92 break;
93#endif
94#ifdef CONFIG_USB_MUSB_HDRC_HCD
95 case OTG_STATE_A_HOST:
96 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
97 if (devctl & MUSB_DEVCTL_BDEVICE)
David Brownell84e250f2009-03-31 12:30:04 -070098 musb->xceiv->state = OTG_STATE_B_IDLE;
Felipe Balbi550a7372008-07-24 12:27:36 +030099 else
David Brownell84e250f2009-03-31 12:30:04 -0700100 musb->xceiv->state = OTG_STATE_A_WAIT_BCON;
Felipe Balbi550a7372008-07-24 12:27:36 +0300101#endif
102 default:
103 break;
104 }
105 spin_unlock_irqrestore(&musb->lock, flags);
106}
107
108
109void musb_platform_try_idle(struct musb *musb, unsigned long timeout)
110{
111 unsigned long default_timeout = jiffies + msecs_to_jiffies(3);
112 static unsigned long last_timer;
113
114 if (timeout == 0)
115 timeout = default_timeout;
116
117 /* Never idle if active, or when VBUS timeout is not set as host */
118 if (musb->is_active || ((musb->a_wait_bcon == 0)
David Brownell84e250f2009-03-31 12:30:04 -0700119 && (musb->xceiv->state == OTG_STATE_A_WAIT_BCON))) {
Felipe Balbi550a7372008-07-24 12:27:36 +0300120 DBG(4, "%s active, deleting timer\n", otg_state_string(musb));
121 del_timer(&musb_idle_timer);
122 last_timer = jiffies;
123 return;
124 }
125
126 if (time_after(last_timer, timeout)) {
127 if (!timer_pending(&musb_idle_timer))
128 last_timer = timeout;
129 else {
130 DBG(4, "Longer idle timer already pending, ignoring\n");
131 return;
132 }
133 }
134 last_timer = timeout;
135
136 DBG(4, "%s inactive, for idle timer for %lu ms\n",
137 otg_state_string(musb),
138 (unsigned long)jiffies_to_msecs(timeout - jiffies));
139 mod_timer(&musb_idle_timer, timeout);
140}
141
142void musb_platform_enable(struct musb *musb)
143{
144}
145void musb_platform_disable(struct musb *musb)
146{
147}
148static void omap_vbus_power(struct musb *musb, int is_on, int sleeping)
149{
150}
151
152static void omap_set_vbus(struct musb *musb, int is_on)
153{
154 u8 devctl;
155 /* HDRC controls CPEN, but beware current surges during device
156 * connect. They can trigger transient overcurrent conditions
157 * that must be ignored.
158 */
159
160 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
161
162 if (is_on) {
163 musb->is_active = 1;
David Brownell84e250f2009-03-31 12:30:04 -0700164 musb->xceiv->default_a = 1;
165 musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
Felipe Balbi550a7372008-07-24 12:27:36 +0300166 devctl |= MUSB_DEVCTL_SESSION;
167
168 MUSB_HST_MODE(musb);
169 } else {
170 musb->is_active = 0;
171
172 /* NOTE: we're skipping A_WAIT_VFALL -> A_IDLE and
173 * jumping right to B_IDLE...
174 */
175
David Brownell84e250f2009-03-31 12:30:04 -0700176 musb->xceiv->default_a = 0;
177 musb->xceiv->state = OTG_STATE_B_IDLE;
Felipe Balbi550a7372008-07-24 12:27:36 +0300178 devctl &= ~MUSB_DEVCTL_SESSION;
179
180 MUSB_DEV_MODE(musb);
181 }
182 musb_writeb(musb->mregs, MUSB_DEVCTL, devctl);
183
184 DBG(1, "VBUS %s, devctl %02x "
185 /* otg %3x conf %08x prcm %08x */ "\n",
186 otg_state_string(musb),
187 musb_readb(musb->mregs, MUSB_DEVCTL));
188}
Felipe Balbi550a7372008-07-24 12:27:36 +0300189
190static int musb_platform_resume(struct musb *musb);
191
David Brownell96a274d2008-11-24 13:06:47 +0200192int musb_platform_set_mode(struct musb *musb, u8 musb_mode)
Felipe Balbi550a7372008-07-24 12:27:36 +0300193{
194 u8 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
195
196 devctl |= MUSB_DEVCTL_SESSION;
197 musb_writeb(musb->mregs, MUSB_DEVCTL, devctl);
198
David Brownell96a274d2008-11-24 13:06:47 +0200199 return 0;
Felipe Balbi550a7372008-07-24 12:27:36 +0300200}
201
202int __init musb_platform_init(struct musb *musb)
203{
204 u32 l;
205
206#if defined(CONFIG_ARCH_OMAP2430)
207 omap_cfg_reg(AE5_2430_USB0HS_STP);
208#endif
209
David Brownell84e250f2009-03-31 12:30:04 -0700210 /* We require some kind of external transceiver, hooked
211 * up through ULPI. TWL4030-family PMICs include one,
212 * which needs a driver, drivers aren't always needed.
213 */
214 musb->xceiv = otg_get_transceiver();
215 if (!musb->xceiv) {
216 pr_err("HS USB OTG: no transceiver configured\n");
217 return -ENODEV;
218 }
219
Felipe Balbi550a7372008-07-24 12:27:36 +0300220 musb_platform_resume(musb);
221
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200222 l = musb_readl(musb->mregs, OTG_SYSCONFIG);
Felipe Balbi550a7372008-07-24 12:27:36 +0300223 l &= ~ENABLEWAKEUP; /* disable wakeup */
224 l &= ~NOSTDBY; /* remove possible nostdby */
225 l |= SMARTSTDBY; /* enable smart standby */
226 l &= ~AUTOIDLE; /* disable auto idle */
227 l &= ~NOIDLE; /* remove possible noidle */
228 l |= SMARTIDLE; /* enable smart idle */
Niilo Minkkinen9a4b5e32009-05-18 17:54:16 +0300229 /*
230 * MUSB AUTOIDLE don't work in 3430.
231 * Workaround by Richard Woodruff/TI
232 */
233 if (!cpu_is_omap3430())
234 l |= AUTOIDLE; /* enable auto idle */
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200235 musb_writel(musb->mregs, OTG_SYSCONFIG, l);
Felipe Balbi550a7372008-07-24 12:27:36 +0300236
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200237 l = musb_readl(musb->mregs, OTG_INTERFSEL);
Felipe Balbi550a7372008-07-24 12:27:36 +0300238 l |= ULPI_12PIN;
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200239 musb_writel(musb->mregs, OTG_INTERFSEL, l);
Felipe Balbi550a7372008-07-24 12:27:36 +0300240
241 pr_debug("HS USB OTG: revision 0x%x, sysconfig 0x%02x, "
242 "sysstatus 0x%x, intrfsel 0x%x, simenable 0x%x\n",
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200243 musb_readl(musb->mregs, OTG_REVISION),
244 musb_readl(musb->mregs, OTG_SYSCONFIG),
245 musb_readl(musb->mregs, OTG_SYSSTATUS),
246 musb_readl(musb->mregs, OTG_INTERFSEL),
247 musb_readl(musb->mregs, OTG_SIMENABLE));
Felipe Balbi550a7372008-07-24 12:27:36 +0300248
249 omap_vbus_power(musb, musb->board_mode == MUSB_HOST, 1);
250
251 if (is_host_enabled(musb))
252 musb->board_set_vbus = omap_set_vbus;
Felipe Balbi550a7372008-07-24 12:27:36 +0300253
254 setup_timer(&musb_idle_timer, musb_do_idle, (unsigned long) musb);
255
256 return 0;
257}
258
Ajay Kumar Gupta4f712e02010-01-21 15:33:52 +0200259#ifdef CONFIG_PM
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200260void musb_platform_save_context(struct musb *musb,
261 struct musb_context_registers *musb_context)
Ajay Kumar Gupta4f712e02010-01-21 15:33:52 +0200262{
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200263 musb_context->otg_sysconfig = musb_readl(musb->mregs, OTG_SYSCONFIG);
264 musb_context->otg_forcestandby = musb_readl(musb->mregs, OTG_FORCESTDBY);
Ajay Kumar Gupta4f712e02010-01-21 15:33:52 +0200265}
266
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200267void musb_platform_restore_context(struct musb *musb,
268 struct musb_context_registers *musb_context)
Ajay Kumar Gupta4f712e02010-01-21 15:33:52 +0200269{
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200270 musb_writel(musb->mregs, OTG_SYSCONFIG, musb_context->otg_sysconfig);
271 musb_writel(musb->mregs, OTG_FORCESTDBY, musb_context->otg_forcestandby);
Ajay Kumar Gupta4f712e02010-01-21 15:33:52 +0200272}
273#endif
274
Felipe Balbi550a7372008-07-24 12:27:36 +0300275int musb_platform_suspend(struct musb *musb)
276{
277 u32 l;
278
279 if (!musb->clock)
280 return 0;
281
282 /* in any role */
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200283 l = musb_readl(musb->mregs, OTG_FORCESTDBY);
Felipe Balbi550a7372008-07-24 12:27:36 +0300284 l |= ENABLEFORCE; /* enable MSTANDBY */
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200285 musb_writel(musb->mregs, OTG_FORCESTDBY, l);
Felipe Balbi550a7372008-07-24 12:27:36 +0300286
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200287 l = musb_readl(musb->mregs, OTG_SYSCONFIG);
Felipe Balbi550a7372008-07-24 12:27:36 +0300288 l |= ENABLEWAKEUP; /* enable wakeup */
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200289 musb_writel(musb->mregs, OTG_SYSCONFIG, l);
Felipe Balbi550a7372008-07-24 12:27:36 +0300290
David Brownell84e250f2009-03-31 12:30:04 -0700291 otg_set_suspend(musb->xceiv, 1);
Felipe Balbi550a7372008-07-24 12:27:36 +0300292
293 if (musb->set_clock)
294 musb->set_clock(musb->clock, 0);
295 else
296 clk_disable(musb->clock);
297
298 return 0;
299}
300
301static int musb_platform_resume(struct musb *musb)
302{
303 u32 l;
304
305 if (!musb->clock)
306 return 0;
307
David Brownell84e250f2009-03-31 12:30:04 -0700308 otg_set_suspend(musb->xceiv, 0);
Felipe Balbi550a7372008-07-24 12:27:36 +0300309
310 if (musb->set_clock)
311 musb->set_clock(musb->clock, 1);
312 else
313 clk_enable(musb->clock);
314
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200315 l = musb_readl(musb->mregs, OTG_SYSCONFIG);
Felipe Balbi550a7372008-07-24 12:27:36 +0300316 l &= ~ENABLEWAKEUP; /* disable wakeup */
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200317 musb_writel(musb->mregs, OTG_SYSCONFIG, l);
Felipe Balbi550a7372008-07-24 12:27:36 +0300318
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200319 l = musb_readl(musb->mregs, OTG_FORCESTDBY);
Felipe Balbi550a7372008-07-24 12:27:36 +0300320 l &= ~ENABLEFORCE; /* disable MSTANDBY */
Felipe Balbi8573e6a2010-01-21 15:33:53 +0200321 musb_writel(musb->mregs, OTG_FORCESTDBY, l);
Felipe Balbi550a7372008-07-24 12:27:36 +0300322
323 return 0;
324}
325
326
327int musb_platform_exit(struct musb *musb)
328{
329
330 omap_vbus_power(musb, 0 /*off*/, 1);
331
332 musb_platform_suspend(musb);
333
334 clk_put(musb->clock);
Felipe Balbiff854942009-12-04 15:47:45 +0200335 musb->clock = NULL;
Felipe Balbi550a7372008-07-24 12:27:36 +0300336
337 return 0;
338}