blob: 85cf2c28fac65b1901ef38d23fd627e3cc315c7c [file] [log] [blame]
Rabin Vincent62579262010-05-19 11:39:02 +02001/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * License Terms: GNU General Public License v2
5 * Author: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com>
6 */
7#ifndef MFD_AB8500_H
8#define MFD_AB8500_H
9
10#include <linux/device.h>
11
12/*
Mattias Wallin47c16972010-09-10 17:47:56 +020013 * AB8500 bank addresses
14 */
15#define AB8500_SYS_CTRL1_BLOCK 0x1
16#define AB8500_SYS_CTRL2_BLOCK 0x2
17#define AB8500_REGU_CTRL1 0x3
18#define AB8500_REGU_CTRL2 0x4
19#define AB8500_USB 0x5
20#define AB8500_TVOUT 0x6
21#define AB8500_DBI 0x7
22#define AB8500_ECI_AV_ACC 0x8
23#define AB8500_RESERVED 0x9
24#define AB8500_GPADC 0xA
25#define AB8500_CHARGER 0xB
26#define AB8500_GAS_GAUGE 0xC
27#define AB8500_AUDIO 0xD
28#define AB8500_INTERRUPT 0xE
29#define AB8500_RTC 0xF
30#define AB8500_MISC 0x10
31#define AB8500_DEBUG 0x12
32#define AB8500_PROD_TEST 0x13
33#define AB8500_OTP_EMUL 0x15
34
35/*
Rabin Vincent62579262010-05-19 11:39:02 +020036 * Interrupts
37 */
38
39#define AB8500_INT_MAIN_EXT_CH_NOT_OK 0
40#define AB8500_INT_UN_PLUG_TV_DET 1
41#define AB8500_INT_PLUG_TV_DET 2
42#define AB8500_INT_TEMP_WARM 3
43#define AB8500_INT_PON_KEY2DB_F 4
44#define AB8500_INT_PON_KEY2DB_R 5
45#define AB8500_INT_PON_KEY1DB_F 6
46#define AB8500_INT_PON_KEY1DB_R 7
47#define AB8500_INT_BATT_OVV 8
48#define AB8500_INT_MAIN_CH_UNPLUG_DET 10
49#define AB8500_INT_MAIN_CH_PLUG_DET 11
50#define AB8500_INT_USB_ID_DET_F 12
51#define AB8500_INT_USB_ID_DET_R 13
52#define AB8500_INT_VBUS_DET_F 14
53#define AB8500_INT_VBUS_DET_R 15
54#define AB8500_INT_VBUS_CH_DROP_END 16
55#define AB8500_INT_RTC_60S 17
56#define AB8500_INT_RTC_ALARM 18
57#define AB8500_INT_BAT_CTRL_INDB 20
58#define AB8500_INT_CH_WD_EXP 21
59#define AB8500_INT_VBUS_OVV 22
60#define AB8500_INT_MAIN_CH_DROP_END 23
61#define AB8500_INT_CCN_CONV_ACC 24
62#define AB8500_INT_INT_AUD 25
63#define AB8500_INT_CCEOC 26
64#define AB8500_INT_CC_INT_CALIB 27
65#define AB8500_INT_LOW_BAT_F 28
66#define AB8500_INT_LOW_BAT_R 29
67#define AB8500_INT_BUP_CHG_NOT_OK 30
68#define AB8500_INT_BUP_CHG_OK 31
69#define AB8500_INT_GP_HW_ADC_CONV_END 32
70#define AB8500_INT_ACC_DETECT_1DB_F 33
71#define AB8500_INT_ACC_DETECT_1DB_R 34
72#define AB8500_INT_ACC_DETECT_22DB_F 35
73#define AB8500_INT_ACC_DETECT_22DB_R 36
74#define AB8500_INT_ACC_DETECT_21DB_F 37
75#define AB8500_INT_ACC_DETECT_21DB_R 38
76#define AB8500_INT_GP_SW_ADC_CONV_END 39
77#define AB8500_INT_BTEMP_LOW 72
78#define AB8500_INT_BTEMP_LOW_MEDIUM 73
79#define AB8500_INT_BTEMP_MEDIUM_HIGH 74
80#define AB8500_INT_BTEMP_HIGH 75
81#define AB8500_INT_USB_CHARGER_NOT_OK 81
82#define AB8500_INT_ID_WAKEUP_R 82
83#define AB8500_INT_ID_DET_R1R 84
84#define AB8500_INT_ID_DET_R2R 85
85#define AB8500_INT_ID_DET_R3R 86
86#define AB8500_INT_ID_DET_R4R 87
87#define AB8500_INT_ID_WAKEUP_F 88
88#define AB8500_INT_ID_DET_R1F 90
89#define AB8500_INT_ID_DET_R2F 91
90#define AB8500_INT_ID_DET_R3F 92
91#define AB8500_INT_ID_DET_R4F 93
92#define AB8500_INT_USB_CHG_DET_DONE 94
93#define AB8500_INT_USB_CH_TH_PROT_F 96
94#define AB8500_INT_USB_CH_TH_PROP_R 97
95#define AB8500_INT_MAIN_CH_TH_PROP_F 98
96#define AB8500_INT_MAIN_CH_TH_PROT_R 99
97#define AB8500_INT_USB_CHARGER_NOT_OKF 103
98
99#define AB8500_NR_IRQS 104
100#define AB8500_NUM_IRQ_REGS 13
101
102/**
103 * struct ab8500 - ab8500 internal structure
104 * @dev: parent device
105 * @lock: read/write operations lock
106 * @irq_lock: genirq bus lock
107 * @revision: chip revision
108 * @irq: irq line
109 * @write: register write
110 * @read: register read
111 * @rx_buf: rx buf for SPI
112 * @tx_buf: tx buf for SPI
113 * @mask: cache of IRQ regs for bus lock
114 * @oldmask: cache of previous IRQ regs for bus lock
115 */
116struct ab8500 {
117 struct device *dev;
118 struct mutex lock;
119 struct mutex irq_lock;
120 int revision;
121 int irq_base;
122 int irq;
Mattias Wallin47c16972010-09-10 17:47:56 +0200123 u8 chip_id;
Rabin Vincent62579262010-05-19 11:39:02 +0200124
125 int (*write) (struct ab8500 *a8500, u16 addr, u8 data);
126 int (*read) (struct ab8500 *a8500, u16 addr);
127
128 unsigned long tx_buf[4];
129 unsigned long rx_buf[4];
130
131 u8 mask[AB8500_NUM_IRQ_REGS];
132 u8 oldmask[AB8500_NUM_IRQ_REGS];
133};
134
Sundar R Iyer549931f2010-07-13 11:51:28 +0530135struct regulator_init_data;
136
Rabin Vincent62579262010-05-19 11:39:02 +0200137/**
138 * struct ab8500_platform_data - AB8500 platform data
139 * @irq_base: start of AB8500 IRQs, AB8500_NR_IRQS will be used
140 * @init: board-specific initialization after detection of ab8500
Sundar R Iyer549931f2010-07-13 11:51:28 +0530141 * @regulator: machine-specific constraints for regulators
Rabin Vincent62579262010-05-19 11:39:02 +0200142 */
143struct ab8500_platform_data {
144 int irq_base;
145 void (*init) (struct ab8500 *);
Bengt Jonssoncb189b02010-12-10 11:08:40 +0100146 int num_regulator;
147 struct regulator_init_data *regulator;
Rabin Vincent62579262010-05-19 11:39:02 +0200148};
149
Rabin Vincent62579262010-05-19 11:39:02 +0200150extern int __devinit ab8500_init(struct ab8500 *ab8500);
151extern int __devexit ab8500_exit(struct ab8500 *ab8500);
152
153#endif /* MFD_AB8500_H */