blob: 9f688aa9a65559cb3c1febd4183e8c15b8032396 [file] [log] [blame]
Ben Skeggs6ee73862009-12-11 19:24:15 +10001/*
2 * Copyright 2007-2008 Nouveau Project
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 */
23
24#ifndef __NOUVEAU_BIOS_H__
25#define __NOUVEAU_BIOS_H__
26
27#include "nvreg.h"
28#include "nouveau_i2c.h"
29
30#define DCB_MAX_NUM_ENTRIES 16
31#define DCB_MAX_NUM_I2C_ENTRIES 16
32#define DCB_MAX_NUM_GPIO_ENTRIES 32
33#define DCB_MAX_NUM_CONNECTOR_ENTRIES 16
34
35#define DCB_LOC_ON_CHIP 0
36
Ben Skeggse7cc51c2010-02-24 10:31:39 +100037struct dcb_i2c_entry {
38 uint8_t port_type;
39 uint8_t read, write;
40 struct nouveau_i2c_chan *chan;
41};
42
43enum dcb_gpio_tag {
44 DCB_GPIO_TVDAC0 = 0xc,
45 DCB_GPIO_TVDAC1 = 0x2d,
46};
47
48struct dcb_gpio_entry {
49 enum dcb_gpio_tag tag;
50 int line;
51 bool invert;
52};
53
54struct dcb_gpio_table {
55 int entries;
56 struct dcb_gpio_entry entry[DCB_MAX_NUM_GPIO_ENTRIES];
57};
58
59enum dcb_connector_type {
60 DCB_CONNECTOR_VGA = 0x00,
61 DCB_CONNECTOR_TV_0 = 0x10,
62 DCB_CONNECTOR_TV_1 = 0x11,
63 DCB_CONNECTOR_TV_3 = 0x13,
64 DCB_CONNECTOR_DVI_I = 0x30,
65 DCB_CONNECTOR_DVI_D = 0x31,
66 DCB_CONNECTOR_LVDS = 0x40,
67 DCB_CONNECTOR_DP = 0x46,
68 DCB_CONNECTOR_eDP = 0x47,
69 DCB_CONNECTOR_HDMI_0 = 0x60,
70 DCB_CONNECTOR_HDMI_1 = 0x61,
Ben Skeggsf66fa772010-02-24 11:09:20 +100071 DCB_CONNECTOR_NONE = 0xff
Ben Skeggse7cc51c2010-02-24 10:31:39 +100072};
73
74struct dcb_connector_table_entry {
75 uint32_t entry;
76 enum dcb_connector_type type;
77 uint8_t index;
78 uint8_t gpio_tag;
79};
80
81struct dcb_connector_table {
82 int entries;
83 struct dcb_connector_table_entry entry[DCB_MAX_NUM_CONNECTOR_ENTRIES];
84};
85
86enum dcb_type {
87 OUTPUT_ANALOG = 0,
88 OUTPUT_TV = 1,
89 OUTPUT_TMDS = 2,
90 OUTPUT_LVDS = 3,
91 OUTPUT_DP = 6,
92 OUTPUT_ANY = -1
93};
94
Ben Skeggs6ee73862009-12-11 19:24:15 +100095struct dcb_entry {
96 int index; /* may not be raw dcb index if merging has happened */
Ben Skeggse7cc51c2010-02-24 10:31:39 +100097 enum dcb_type type;
Ben Skeggs6ee73862009-12-11 19:24:15 +100098 uint8_t i2c_index;
99 uint8_t heads;
100 uint8_t connector;
101 uint8_t bus;
102 uint8_t location;
103 uint8_t or;
104 bool duallink_possible;
105 union {
106 struct sor_conf {
107 int link;
108 } sorconf;
109 struct {
110 int maxfreq;
111 } crtconf;
112 struct {
113 struct sor_conf sor;
114 bool use_straps_for_mode;
115 bool use_power_scripts;
116 } lvdsconf;
117 struct {
118 bool has_component_output;
119 } tvconf;
120 struct {
121 struct sor_conf sor;
122 int link_nr;
123 int link_bw;
124 } dpconf;
125 struct {
126 struct sor_conf sor;
127 } tmdsconf;
128 };
129 bool i2c_upper_default;
130};
131
Ben Skeggs7f245b22010-02-24 09:56:18 +1000132struct dcb_table {
Ben Skeggs6ee73862009-12-11 19:24:15 +1000133 uint8_t version;
134
Ben Skeggs7f245b22010-02-24 09:56:18 +1000135 int entries;
136 struct dcb_entry entry[DCB_MAX_NUM_ENTRIES];
Ben Skeggs6ee73862009-12-11 19:24:15 +1000137
138 uint8_t *i2c_table;
139 uint8_t i2c_default_indices;
Ben Skeggs7f245b22010-02-24 09:56:18 +1000140 struct dcb_i2c_entry i2c[DCB_MAX_NUM_I2C_ENTRIES];
Ben Skeggs6ee73862009-12-11 19:24:15 +1000141
142 uint16_t gpio_table_ptr;
Ben Skeggsa6678b22010-02-24 09:46:27 +1000143 struct dcb_gpio_table gpio;
Ben Skeggs6ee73862009-12-11 19:24:15 +1000144 uint16_t connector_table_ptr;
145 struct dcb_connector_table connector;
146};
147
Ben Skeggs6ee73862009-12-11 19:24:15 +1000148enum nouveau_or {
149 OUTPUT_A = (1 << 0),
150 OUTPUT_B = (1 << 1),
151 OUTPUT_C = (1 << 2)
152};
153
154enum LVDS_script {
155 /* Order *does* matter here */
156 LVDS_INIT = 1,
157 LVDS_RESET,
158 LVDS_BACKLIGHT_ON,
159 LVDS_BACKLIGHT_OFF,
160 LVDS_PANEL_ON,
161 LVDS_PANEL_OFF
162};
163
164/* changing these requires matching changes to reg tables in nv_get_clock */
165#define MAX_PLL_TYPES 4
166enum pll_types {
167 NVPLL,
168 MPLL,
169 VPLL1,
170 VPLL2
171};
172
173struct pll_lims {
174 struct {
175 int minfreq;
176 int maxfreq;
177 int min_inputfreq;
178 int max_inputfreq;
179
180 uint8_t min_m;
181 uint8_t max_m;
182 uint8_t min_n;
183 uint8_t max_n;
184 } vco1, vco2;
185
186 uint8_t max_log2p;
187 /*
188 * for most pre nv50 cards setting a log2P of 7 (the common max_log2p
189 * value) is no different to 6 (at least for vplls) so allowing the MNP
190 * calc to use 7 causes the generated clock to be out by a factor of 2.
191 * however, max_log2p cannot be fixed-up during parsing as the
192 * unmodified max_log2p value is still needed for setting mplls, hence
193 * an additional max_usable_log2p member
194 */
195 uint8_t max_usable_log2p;
196 uint8_t log2p_bias;
197
198 uint8_t min_p;
199 uint8_t max_p;
200
201 int refclk;
202};
203
Ben Skeggs04a39c52010-02-24 10:03:05 +1000204struct nvbios {
205 struct drm_device *dev;
206
Ben Skeggs6ee73862009-12-11 19:24:15 +1000207 uint8_t chip_version;
208
209 uint32_t dactestval;
210 uint32_t tvdactestval;
211 uint8_t digital_min_front_porch;
212 bool fp_no_ddc;
Ben Skeggs6ee73862009-12-11 19:24:15 +1000213
Ben Skeggsd9184fa2010-02-16 11:14:14 +1000214 struct mutex lock;
Ben Skeggs39c9bfb2010-02-09 10:22:29 +1000215
Ben Skeggs6ee73862009-12-11 19:24:15 +1000216 uint8_t data[NV_PROM_SIZE];
217 unsigned int length;
218 bool execute;
219
220 uint8_t major_version;
221 uint8_t feature_byte;
222 bool is_mobile;
223
224 uint32_t fmaxvco, fminvco;
225
226 bool old_style_init;
227 uint16_t init_script_tbls_ptr;
228 uint16_t extra_init_script_tbl_ptr;
229 uint16_t macro_index_tbl_ptr;
230 uint16_t macro_tbl_ptr;
231 uint16_t condition_tbl_ptr;
232 uint16_t io_condition_tbl_ptr;
233 uint16_t io_flag_condition_tbl_ptr;
234 uint16_t init_function_tbl_ptr;
235
236 uint16_t pll_limit_tbl_ptr;
237 uint16_t ram_restrict_tbl_ptr;
Marcin Koƛcielnicki37383652009-12-15 00:37:31 +0000238 uint8_t ram_restrict_group_count;
Ben Skeggs6ee73862009-12-11 19:24:15 +1000239
240 uint16_t some_script_ptr; /* BIT I + 14 */
241 uint16_t init96_tbl_ptr; /* BIT I + 16 */
242
Ben Skeggs7f245b22010-02-24 09:56:18 +1000243 struct dcb_table dcb;
Ben Skeggs6ee73862009-12-11 19:24:15 +1000244
245 struct {
246 int crtchead;
247 /* these need remembering across suspend */
248 uint32_t saved_nv_pfb_cfg0;
249 } state;
250
251 struct {
252 struct dcb_entry *output;
253 uint16_t script_table_ptr;
254 uint16_t dp_table_ptr;
255 } display;
256
257 struct {
258 uint16_t fptablepointer; /* also used by tmds */
259 uint16_t fpxlatetableptr;
260 int xlatwidth;
261 uint16_t lvdsmanufacturerpointer;
262 uint16_t fpxlatemanufacturertableptr;
263 uint16_t mode_ptr;
264 uint16_t xlated_entry;
265 bool power_off_for_reset;
266 bool reset_after_pclk_change;
267 bool dual_link;
268 bool link_c_increment;
269 bool BITbit1;
270 bool if_is_24bit;
271 int duallink_transition_clk;
272 uint8_t strapless_is_24bit;
273 uint8_t *edid;
274
275 /* will need resetting after suspend */
276 int last_script_invoc;
277 bool lvds_init_run;
278 } fp;
279
280 struct {
281 uint16_t output0_script_ptr;
282 uint16_t output1_script_ptr;
283 } tmds;
284
285 struct {
286 uint16_t mem_init_tbl_ptr;
287 uint16_t sdr_seq_tbl_ptr;
288 uint16_t ddr_seq_tbl_ptr;
289
290 struct {
291 uint8_t crt, tv, panel;
292 } i2c_indices;
293
294 uint16_t lvds_single_a_script_ptr;
295 } legacy;
296};
297
298#endif