blob: 9cd73db16aefd1bb9303516e6fb48b90f05d4a01 [file] [log] [blame]
Russell Kinga09e64f2008-08-05 16:14:15 +01001/* arch/arm/mach-msm/include/mach/memory.h
2 *
3 * Copyright (C) 2007 Google, Inc.
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07004 * Copyright (c) 2009-2011, Code Aurora Forum. All rights reserved.
Russell Kinga09e64f2008-08-05 16:14:15 +01005 *
6 * This software is licensed under the terms of the GNU General Public
7 * License version 2, as published by the Free Software Foundation, and
8 * may be copied, distributed, and modified under those terms.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 */
Russell Kinga09e64f2008-08-05 16:14:15 +010016#ifndef __ASM_ARCH_MEMORY_H
17#define __ASM_ARCH_MEMORY_H
Larry Bassela4414b12011-08-04 11:11:02 -070018#include <linux/types.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010019
20/* physical offset of RAM */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070021#define PLAT_PHYS_OFFSET UL(CONFIG_PHYS_OFFSET)
22
23#define MAX_PHYSMEM_BITS 32
Jack Cheung0b1987e2011-11-18 13:36:29 -080024#define SECTION_SIZE_BITS 28
Larry Basselcf1fae52011-08-30 15:14:29 -070025
Naveen Ramaraj76483ad2011-09-06 14:25:44 -070026/* Maximum number of Memory Regions */
27#define MAX_NR_REGIONS 4
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070028
29/* Certain configurations of MSM7x30 have multiple memory banks.
30* One or more of these banks can contain holes in the memory map as well.
31* These macros define appropriate conversion routines between the physical
32* and virtual address domains for supporting these configurations using
33* SPARSEMEM and a 3G/1G VM split.
34*/
35
36#if defined(CONFIG_ARCH_MSM7X30)
37
38#define EBI0_PHYS_OFFSET PHYS_OFFSET
39#define EBI0_PAGE_OFFSET PAGE_OFFSET
40#define EBI0_SIZE 0x10000000
41
42#define EBI1_PHYS_OFFSET 0x40000000
43#define EBI1_PAGE_OFFSET (EBI0_PAGE_OFFSET + EBI0_SIZE)
44
45#if (defined(CONFIG_SPARSEMEM) && defined(CONFIG_VMSPLIT_3G))
46
47#define __phys_to_virt(phys) \
48 ((phys) >= EBI1_PHYS_OFFSET ? \
49 (phys) - EBI1_PHYS_OFFSET + EBI1_PAGE_OFFSET : \
50 (phys) - EBI0_PHYS_OFFSET + EBI0_PAGE_OFFSET)
51
52#define __virt_to_phys(virt) \
53 ((virt) >= EBI1_PAGE_OFFSET ? \
54 (virt) - EBI1_PAGE_OFFSET + EBI1_PHYS_OFFSET : \
55 (virt) - EBI0_PAGE_OFFSET + EBI0_PHYS_OFFSET)
56
Daniel Walker81d658a2010-05-06 14:16:04 -070057#endif
Russell Kinga09e64f2008-08-05 16:14:15 +010058
Russell Kinga09e64f2008-08-05 16:14:15 +010059#endif
60
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070061#ifndef __ASSEMBLY__
62void *alloc_bootmem_aligned(unsigned long size, unsigned long alignment);
63void *allocate_contiguous_ebi(unsigned long, unsigned long, int);
64unsigned long allocate_contiguous_ebi_nomap(unsigned long, unsigned long);
65void clean_and_invalidate_caches(unsigned long, unsigned long, unsigned long);
66void clean_caches(unsigned long, unsigned long, unsigned long);
67void invalidate_caches(unsigned long, unsigned long, unsigned long);
Larry Bassela4414b12011-08-04 11:11:02 -070068int platform_physical_remove_pages(u64, u64);
69int platform_physical_active_pages(u64, u64);
70int platform_physical_low_power_pages(u64, u64);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070071
Larry Bassela4414b12011-08-04 11:11:02 -070072extern int (*change_memory_power)(u64, u64, int);
Larry Bassela7eadea2011-07-14 10:46:00 -070073
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070074#if defined(CONFIG_ARCH_MSM_ARM11) || defined(CONFIG_ARCH_MSM_CORTEX_A5)
75void write_to_strongly_ordered_memory(void);
76void map_page_strongly_ordered(void);
77#endif
78
79#ifdef CONFIG_CACHE_L2X0
80extern void l2x0_cache_sync(void);
81#define finish_arch_switch(prev) do { l2x0_cache_sync(); } while (0)
82#endif
83
Vikram Mulukutlac39c6092011-07-29 18:36:35 -070084#if defined(CONFIG_ARCH_MSM8X60) || defined(CONFIG_ARCH_MSM8960)
85extern void store_ttbr0(void);
86#define finish_arch_switch(prev) do { store_ttbr0(); } while (0)
87#endif
88
Larry Bassel150d5032011-09-20 14:32:13 -070089#ifdef CONFIG_DONT_MAP_HOLE_AFTER_MEMBANK0
90extern unsigned long membank0_size;
91extern unsigned long membank1_start;
92
93#define MEMBANK0_PHYS_OFFSET PHYS_OFFSET
94#define MEMBANK0_PAGE_OFFSET PAGE_OFFSET
95
96#define MEMBANK1_PHYS_OFFSET (membank1_start)
97#define MEMBANK1_PAGE_OFFSET (MEMBANK0_PAGE_OFFSET + (membank0_size))
98
99#define __phys_to_virt(phys) \
100 ((MEMBANK1_PHYS_OFFSET && ((phys) >= MEMBANK1_PHYS_OFFSET)) ? \
101 (phys) - MEMBANK1_PHYS_OFFSET + MEMBANK1_PAGE_OFFSET : \
102 (phys) - MEMBANK0_PHYS_OFFSET + MEMBANK0_PAGE_OFFSET)
103
104#define __virt_to_phys(virt) \
105 ((MEMBANK1_PHYS_OFFSET && ((virt) >= MEMBANK1_PAGE_OFFSET)) ? \
106 (virt) - MEMBANK1_PAGE_OFFSET + MEMBANK1_PHYS_OFFSET : \
107 (virt) - MEMBANK0_PAGE_OFFSET + MEMBANK0_PHYS_OFFSET)
108#endif
109
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700110#endif
111
112#if defined CONFIG_ARCH_MSM_SCORPION || defined CONFIG_ARCH_MSM_KRAIT
113#define arch_has_speculative_dfetch() 1
114#endif
115
116#endif
117
118/* these correspond to values known by the modem */
119#define MEMORY_DEEP_POWERDOWN 0
120#define MEMORY_SELF_REFRESH 1
121#define MEMORY_ACTIVE 2
122
123#define NPA_MEMORY_NODE_NAME "/mem/apps/ddr_dpd"
124
125#ifndef CONFIG_ARCH_MSM7X27
126#define CONSISTENT_DMA_SIZE (SZ_1M * 14)
127#endif