blob: b21ec224b11d363dc4be74deea4f556c2feb5cd5 [file] [log] [blame]
Russell Kinga09e64f2008-08-05 16:14:15 +01001/*
2 * DaVinci serial device definitions
3 *
4 * Author: Kevin Hilman, MontaVista Software, Inc. <source@mvista.com>
5 *
6 * 2007 (c) MontaVista Software, Inc. This file is licensed under
7 * the terms of the GNU General Public License version 2. This program
8 * is licensed "as is" without any warranty of any kind, whether express
9 * or implied.
10 */
11#ifndef __ASM_ARCH_SERIAL_H
12#define __ASM_ARCH_SERIAL_H
13
Cyril Chemparathydc2eb762010-05-18 12:51:17 -040014#include <asm/memory.h>
15
Hemant Pedanekar9eb71152009-06-24 10:15:47 +053016#include <mach/hardware.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010017
Cyril Chemparathydc2eb762010-05-18 12:51:17 -040018/*
19 * Stolen area that contains debug uart physical and virtual addresses. These
20 * addresses are filled in by the uncompress.h code, and are used by the debug
21 * macros in debug-macro.S.
22 *
23 * This area sits just below the page tables (see arch/arm/kernel/head.S).
24 */
25#define DAVINCI_UART_INFO (PHYS_OFFSET + 0x3ff8)
26
Kevin Hilman617b9252009-04-14 08:04:26 -050027#define DAVINCI_UART0_BASE (IO_PHYS + 0x20000)
28#define DAVINCI_UART1_BASE (IO_PHYS + 0x20400)
29#define DAVINCI_UART2_BASE (IO_PHYS + 0x20800)
30
Mark A. Greer55c79a42009-06-03 18:36:54 -070031#define DA8XX_UART0_BASE (IO_PHYS + 0x042000)
32#define DA8XX_UART1_BASE (IO_PHYS + 0x10c000)
33#define DA8XX_UART2_BASE (IO_PHYS + 0x10d000)
34
Kevin Hilman617b9252009-04-14 08:04:26 -050035/* DaVinci UART register offsets */
36#define UART_DAVINCI_PWREMU 0x0c
37#define UART_DM646X_SCR 0x10
38#define UART_DM646X_SCR_TX_WATERMARK 0x08
39
Cyril Chemparathydc2eb762010-05-18 12:51:17 -040040#ifndef __ASSEMBLY__
Kevin Hilman617b9252009-04-14 08:04:26 -050041struct davinci_uart_config {
42 /* Bit field of UARTs present; bit 0 --> UART1 */
43 unsigned int enabled_uarts;
44};
45
Mark A. Greer65e866a2009-03-18 12:36:08 -050046extern int davinci_serial_init(struct davinci_uart_config *);
Cyril Chemparathydc2eb762010-05-18 12:51:17 -040047#endif
Russell Kinga09e64f2008-08-05 16:14:15 +010048
49#endif /* __ASM_ARCH_SERIAL_H */