blob: fac1ab23f6216dd74d4fcbc0a65fd26868d0fcd6 [file] [log] [blame]
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -03001#define EM_GPIO_0 (1 << 0)
2#define EM_GPIO_1 (1 << 1)
3#define EM_GPIO_2 (1 << 2)
4#define EM_GPIO_3 (1 << 3)
5#define EM_GPIO_4 (1 << 4)
6#define EM_GPIO_5 (1 << 5)
7#define EM_GPIO_6 (1 << 6)
8#define EM_GPIO_7 (1 << 7)
9
10#define EM_GPO_0 (1 << 0)
11#define EM_GPO_1 (1 << 1)
12#define EM_GPO_2 (1 << 2)
13#define EM_GPO_3 (1 << 3)
14
15/* em2800 registers */
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030016#define EM2800_R08_AUDIOSRC 0x08
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030017
18/* em28xx registers */
19
20 /* GPIO/GPO registers */
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030021#define EM2880_R04_GPO 0x04 /* em2880-em2883 only */
22#define EM28XX_R08_GPIO 0x08 /* em2820 or upper */
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030023
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030024#define EM28XX_R06_I2C_CLK 0x06
25#define EM28XX_R0A_CHIPID 0x0a
26#define EM28XX_R0C_USBSUSP 0x0c /* */
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030027
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030028#define EM28XX_R0E_AUDIOSRC 0x0e
29#define EM28XX_R0F_XCLK 0x0f
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030030
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030031#define EM28XX_R10_VINMODE 0x10
32#define EM28XX_R11_VINCTRL 0x11
33#define EM28XX_R12_VINENABLE 0x12 /* */
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030034
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030035#define EM28XX_R14_GAMMA 0x14
36#define EM28XX_R15_RGAIN 0x15
37#define EM28XX_R16_GGAIN 0x16
38#define EM28XX_R17_BGAIN 0x17
39#define EM28XX_R18_ROFFSET 0x18
40#define EM28XX_R19_GOFFSET 0x19
41#define EM28XX_R1A_BOFFSET 0x1a
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030042
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030043#define EM28XX_R1B_OFLOW 0x1b
44#define EM28XX_R1C_HSTART 0x1c
45#define EM28XX_R1D_VSTART 0x1d
46#define EM28XX_R1E_CWIDTH 0x1e
47#define EM28XX_R1F_CHEIGHT 0x1f
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030048
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030049#define EM28XX_R20_YGAIN 0x20
50#define EM28XX_R21_YOFFSET 0x21
51#define EM28XX_R22_UVGAIN 0x22
52#define EM28XX_R23_UOFFSET 0x23
53#define EM28XX_R24_VOFFSET 0x24
54#define EM28XX_R25_SHARPNESS 0x25
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030055
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030056#define EM28XX_R26_COMPR 0x26
57#define EM28XX_R27_OUTFMT 0x27
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030058
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030059#define EM28XX_R28_XMIN 0x28
60#define EM28XX_R29_XMAX 0x29
61#define EM28XX_R2A_YMIN 0x2a
62#define EM28XX_R2B_YMAX 0x2b
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030063
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030064#define EM28XX_R30_HSCALELOW 0x30
65#define EM28XX_R31_HSCALEHIGH 0x31
66#define EM28XX_R32_VSCALELOW 0x32
67#define EM28XX_R33_VSCALEHIGH 0x33
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030068
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030069#define EM28XX_R40_AC97LSB 0x40
70#define EM28XX_R41_AC97MSB 0x41
71#define EM28XX_R42_AC97ADDR 0x42
72#define EM28XX_R43_AC97BUSY 0x43
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030073
74/* em202 registers */
Mauro Carvalho Chehab41facaa2008-04-17 21:44:58 -030075#define EM28XX_R02_MASTER_AC97 0x02
76#define EM28XX_R10_LINE_IN_AC97 0x10
77#define EM28XX_R14_VIDEO_AC97 0x14
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030078
79/* register settings */
80#define EM2800_AUDIO_SRC_TUNER 0x0d
81#define EM2800_AUDIO_SRC_LINE 0x0c
82#define EM28XX_AUDIO_SRC_TUNER 0xc0
83#define EM28XX_AUDIO_SRC_LINE 0x80
84
85/* FIXME: Need to be populated with the other chip ID's */
86enum em28xx_chip_id {
Devin Heitmuellera8a1f8c2008-06-10 12:35:42 -030087 CHIP_ID_EM2860 = 34,
Mauro Carvalho Chehab2ba890e2008-04-17 21:42:58 -030088 CHIP_ID_EM2883 = 36,
89};