blob: 0c0175dbfa3402edae8e28a2016f6923a46e7de0 [file] [log] [blame]
Kukjin Kima2e0d622010-10-18 18:29:51 +09001/* linux/arch/arm/mach-s5p64x0/include/mach/map.h
2 *
Kukjin Kimede38872011-02-10 10:57:03 +09003 * Copyright (c) 2009-2011 Samsung Electronics Co., Ltd.
Kukjin Kima2e0d622010-10-18 18:29:51 +09004 * http://www.samsung.com
5 *
6 * S5P64X0 - Memory map definitions
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11*/
12
13#ifndef __ASM_ARCH_MAP_H
14#define __ASM_ARCH_MAP_H __FILE__
15
16#include <plat/map-base.h>
17#include <plat/map-s5p.h>
18
Kukjin Kimede38872011-02-10 10:57:03 +090019#define S5P64X0_PA_SDRAM 0x20000000
Kukjin Kima2e0d622010-10-18 18:29:51 +090020
Kukjin Kimede38872011-02-10 10:57:03 +090021#define S5P64X0_PA_CHIPID 0xE0000000
22
23#define S5P64X0_PA_SYSCON 0xE0100000
24
25#define S5P64X0_PA_GPIO 0xE0308000
26
27#define S5P64X0_PA_VIC0 0xE4000000
28#define S5P64X0_PA_VIC1 0xE4100000
29
30#define S5P64X0_PA_SROMC 0xE7000000
31
32#define S5P64X0_PA_PDMA 0xE9000000
33
34#define S5P64X0_PA_TIMER 0xEA000000
35#define S5P64X0_PA_RTC 0xEA100000
36#define S5P64X0_PA_WDT 0xEA200000
37
38#define S5P6440_PA_IIC0 0xEC104000
39#define S5P6440_PA_IIC1 0xEC20F000
40#define S5P6450_PA_IIC0 0xEC100000
41#define S5P6450_PA_IIC1 0xEC200000
42
43#define S5P64X0_PA_SPI0 0xEC400000
44#define S5P64X0_PA_SPI1 0xEC500000
45
46#define S5P64X0_PA_HSOTG 0xED100000
47
48#define S5P64X0_PA_HSMMC(x) (0xED800000 + ((x) * 0x100000))
49
Ajay Kumard93f5ee2011-09-27 07:46:45 +090050#define S5P64X0_PA_FB 0xEE000000
51
Kukjin Kimede38872011-02-10 10:57:03 +090052#define S5P64X0_PA_I2S 0xF2000000
53#define S5P6450_PA_I2S1 0xF2800000
54#define S5P6450_PA_I2S2 0xF2900000
55
56#define S5P64X0_PA_PCM 0xF2100000
57
58#define S5P64X0_PA_ADC 0xF3000000
59
60/* Compatibiltiy Defines */
61
62#define S3C_PA_HSMMC0 S5P64X0_PA_HSMMC(0)
63#define S3C_PA_HSMMC1 S5P64X0_PA_HSMMC(1)
64#define S3C_PA_HSMMC2 S5P64X0_PA_HSMMC(2)
65#define S3C_PA_IIC S5P6440_PA_IIC0
66#define S3C_PA_IIC1 S5P6440_PA_IIC1
67#define S3C_PA_RTC S5P64X0_PA_RTC
68#define S3C_PA_WDT S5P64X0_PA_WDT
Ajay Kumard93f5ee2011-09-27 07:46:45 +090069#define S3C_PA_FB S5P64X0_PA_FB
Padmavathi Venna25dada92011-12-23 10:14:50 +090070#define S3C_PA_SPI0 S5P64X0_PA_SPI0
71#define S3C_PA_SPI1 S5P64X0_PA_SPI1
Kukjin Kimede38872011-02-10 10:57:03 +090072
Kukjin Kima2e0d622010-10-18 18:29:51 +090073#define S5P_PA_CHIPID S5P64X0_PA_CHIPID
Thomas Abrahambe297f02010-12-02 18:06:50 +090074#define S5P_PA_SROMC S5P64X0_PA_SROMC
Kukjin Kimede38872011-02-10 10:57:03 +090075#define S5P_PA_SYSCON S5P64X0_PA_SYSCON
Kukjin Kima2e0d622010-10-18 18:29:51 +090076#define S5P_PA_TIMER S5P64X0_PA_TIMER
77
Kukjin Kimede38872011-02-10 10:57:03 +090078#define SAMSUNG_PA_ADC S5P64X0_PA_ADC
Kukjin Kima2e0d622010-10-18 18:29:51 +090079
Kukjin Kimede38872011-02-10 10:57:03 +090080/* UART */
Kukjin Kima2e0d622010-10-18 18:29:51 +090081
82#define S5P6440_PA_UART(x) (0xEC000000 + ((x) * S3C_UART_OFFSET))
83#define S5P6450_PA_UART(x) ((x < 5) ? (0xEC800000 + ((x) * S3C_UART_OFFSET)) : (0xEC000000))
84
85#define S5P_PA_UART0 S5P6450_PA_UART(0)
86#define S5P_PA_UART1 S5P6450_PA_UART(1)
87#define S5P_PA_UART2 S5P6450_PA_UART(2)
88#define S5P_PA_UART3 S5P6450_PA_UART(3)
89#define S5P_PA_UART4 S5P6450_PA_UART(4)
90#define S5P_PA_UART5 S5P6450_PA_UART(5)
91
92#define S5P_SZ_UART SZ_256
Abhilash Kesavan6b6844d2011-10-04 20:30:22 +090093#define S3C_VA_UARTx(x) (S3C_VA_UART + ((x) * S3C_UART_OFFSET))
Kukjin Kima2e0d622010-10-18 18:29:51 +090094
Kukjin Kima2e0d622010-10-18 18:29:51 +090095#endif /* __ASM_ARCH_MAP_H */