blob: 7231733a7cbe63d3ba734b2a38f3d40f16829a34 [file] [log] [blame]
Elliott Hughes2faa5f12012-01-30 14:42:07 -08001/*
2 * Copyright (C) 2011 The Android Open Source Project
3 *
4 * Licensed under the Apache License, Version 2.0 (the "License");
5 * you may not use this file except in compliance with the License.
6 * You may obtain a copy of the License at
7 *
8 * http://www.apache.org/licenses/LICENSE-2.0
9 *
10 * Unless required by applicable law or agreed to in writing, software
11 * distributed under the License is distributed on an "AS IS" BASIS,
12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 * See the License for the specific language governing permissions and
14 * limitations under the License.
15 */
Ian Rogersb033c752011-07-20 12:22:35 -070016
Brian Carlstromfc0e3212013-07-17 14:40:12 -070017#ifndef ART_RUNTIME_INSTRUCTION_SET_H_
18#define ART_RUNTIME_INSTRUCTION_SET_H_
Ian Rogersb033c752011-07-20 12:22:35 -070019
Ian Rogersc8b306f2012-02-17 21:34:44 -080020#include <iosfwd>
Dave Allison70202782013-10-22 17:52:19 -070021#include <string>
22
23#include "base/macros.h"
Ian Rogersc8b306f2012-02-17 21:34:44 -080024
buzbeec143c552011-08-20 17:38:58 -070025namespace art {
26
27enum InstructionSet {
28 kNone,
29 kArm,
Serban Constantinescued8dd492014-02-11 14:15:10 +000030 kArm64,
buzbeec143c552011-08-20 17:38:58 -070031 kThumb2,
Shih-wei Liao6edfde42012-03-01 15:49:12 -080032 kX86,
Ian Rogersef7d42f2014-01-06 12:55:46 -080033 kX86_64,
Shih-wei Liao6edfde42012-03-01 15:49:12 -080034 kMips
buzbeec143c552011-08-20 17:38:58 -070035};
Ian Rogers8afeb852014-04-02 14:55:49 -070036std::ostream& operator<<(std::ostream& os, const InstructionSet& rhs);
buzbeec143c552011-08-20 17:38:58 -070037
Brian Carlstrom2afe4942014-05-19 10:25:33 -070038const char* GetInstructionSetString(InstructionSet isa);
Narayan Kamath11d9f062014-04-23 20:24:57 +010039InstructionSet GetInstructionSetFromString(const char* instruction_set);
40
Andreas Gampeaf13ad92014-04-11 12:07:48 -070041size_t GetInstructionSetPointerSize(InstructionSet isa);
42size_t GetInstructionSetAlignment(InstructionSet isa);
43bool Is64BitInstructionSet(InstructionSet isa);
Nicolas Geoffray42fcd982014-04-22 11:03:52 +000044size_t GetBytesPerGprSpillLocation(InstructionSet isa);
45size_t GetBytesPerFprSpillLocation(InstructionSet isa);
Andreas Gampeaf13ad92014-04-11 12:07:48 -070046
Andreas Gampe91268c12014-04-03 17:50:24 -070047#if defined(__arm__)
48static constexpr InstructionSet kRuntimeISA = kArm;
49#elif defined(__aarch64__)
50static constexpr InstructionSet kRuntimeISA = kArm64;
51#elif defined(__mips__)
52static constexpr InstructionSet kRuntimeISA = kMips;
53#elif defined(__i386__)
54static constexpr InstructionSet kRuntimeISA = kX86;
55#elif defined(__x86_64__)
56static constexpr InstructionSet kRuntimeISA = kX86_64;
57#else
58static constexpr InstructionSet kRuntimeISA = kNone;
59#endif
60
Dave Allison70202782013-10-22 17:52:19 -070061enum InstructionFeatures {
Vladimir Marko674744e2014-04-24 15:18:26 +010062 kHwDiv = 0x1, // Supports hardware divide.
63 kHwLpae = 0x2, // Supports Large Physical Address Extension.
Dave Allison70202782013-10-22 17:52:19 -070064};
65
66// This is a bitmask of supported features per architecture.
67class PACKED(4) InstructionSetFeatures {
68 public:
69 InstructionSetFeatures() : mask_(0) {}
70 explicit InstructionSetFeatures(uint32_t mask) : mask_(mask) {}
71
Ian Rogers8afeb852014-04-02 14:55:49 -070072 static InstructionSetFeatures GuessInstructionSetFeatures();
73
Dave Allison70202782013-10-22 17:52:19 -070074 bool HasDivideInstruction() const {
75 return (mask_ & kHwDiv) != 0;
76 }
77
78 void SetHasDivideInstruction(bool v) {
79 mask_ = (mask_ & ~kHwDiv) | (v ? kHwDiv : 0);
80 }
81
Vladimir Marko674744e2014-04-24 15:18:26 +010082 bool HasLpae() const {
83 return (mask_ & kHwLpae) != 0;
84 }
85
86 void SetHasLpae(bool v) {
87 mask_ = (mask_ & ~kHwLpae) | (v ? kHwLpae : 0);
88 }
89
Ian Rogers8afeb852014-04-02 14:55:49 -070090 std::string GetFeatureString() const;
Dave Allison70202782013-10-22 17:52:19 -070091
92 // Other features in here.
93
94 bool operator==(const InstructionSetFeatures &peer) const {
95 return mask_ == peer.mask_;
96 }
97
98 bool operator!=(const InstructionSetFeatures &peer) const {
99 return mask_ != peer.mask_;
100 }
101
Serban Constantinescu75b91132014-04-09 18:39:10 +0100102 bool operator<=(const InstructionSetFeatures &peer) const {
103 return (mask_ & peer.mask_) == mask_;
104 }
105
Dave Allison70202782013-10-22 17:52:19 -0700106 private:
107 uint32_t mask_;
108};
109
Andreas Gamped58342c2014-06-05 14:18:08 -0700110// The following definitions create return types for two word-sized entities that will be passed
111// in registers so that memory operations for the interface trampolines can be avoided. The entities
112// are the resolved method and the pointer to the code to be invoked.
113//
114// On x86, ARM32 and MIPS, this is given for a *scalar* 64bit value. The definition thus *must* be
115// uint64_t or long long int.
116//
117// On x86_64 and ARM64, structs are decomposed for allocation, so we can create a structs of two
118// size_t-sized values.
119//
120// We need two operations:
121//
122// 1) A flag value that signals failure. The assembly stubs expect the lower part to be "0".
123// GetTwoWordFailureValue() will return a value that has lower part == 0.
124//
125// 2) A value that combines two word-sized values.
126// GetTwoWordSuccessValue() constructs this.
127//
128// IMPORTANT: If you use this to transfer object pointers, it is your responsibility to ensure
129// that the object does not move or the value is updated. Simple use of this is NOT SAFE
130// when the garbage collector can move objects concurrently. Ensure that required locks
131// are held when using!
132
133#if defined(__i386__) || defined(__arm__) || defined(__mips__)
134typedef uint64_t TwoWordReturn;
135
136// Encodes method_ptr==nullptr and code_ptr==nullptr
137static inline constexpr TwoWordReturn GetTwoWordFailureValue() {
138 return 0;
139}
140
141// Use the lower 32b for the method pointer and the upper 32b for the code pointer.
142static inline TwoWordReturn GetTwoWordSuccessValue(uintptr_t hi, uintptr_t lo) {
143 uint32_t lo32 = static_cast<uint32_t>(lo);
144 uint64_t hi64 = static_cast<uint64_t>(hi);
145 return ((hi64 << 32) | lo32);
146}
147
148#elif defined(__x86_64__) || defined(__aarch64__)
149struct TwoWordReturn {
150 uintptr_t lo;
151 uintptr_t hi;
152};
153
154// Encodes method_ptr==nullptr. Leaves random value in code pointer.
155static inline TwoWordReturn GetTwoWordFailureValue() {
156 TwoWordReturn ret;
157 ret.lo = 0;
158 return ret;
159}
160
161// Write values into their respective members.
162static inline TwoWordReturn GetTwoWordSuccessValue(uintptr_t hi, uintptr_t lo) {
163 TwoWordReturn ret;
164 ret.lo = lo;
165 ret.hi = hi;
166 return ret;
167}
168#else
169#error "Unsupported architecture"
170#endif
171
buzbeec143c552011-08-20 17:38:58 -0700172} // namespace art
173
Brian Carlstromfc0e3212013-07-17 14:40:12 -0700174#endif // ART_RUNTIME_INSTRUCTION_SET_H_