Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / XNNPACK / 68eef3f15735c07774b3722f7b1b1142cebc9fed / . / BUILD.bazel
blob: 2ba2db686b8c9df52690c6b358841f8a3e1dad94 [file] [log] [blame]
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1# Copyright 2019 Google LLC
2#
3# This source code is licensed under the BSD-style license found in the
4# LICENSE file in the root directory of this source tree.
5#
6# Description:
7# XNNPACK - optimized floating-point neural network operators library
8
Marat Dukhan8d3c6932020-03-06 20:27:27 -0800[diff] [blame]9load(":build_defs.bzl", "xnnpack_aggregate_library", "xnnpack_benchmark", "xnnpack_binary", "xnnpack_cc_library", "xnnpack_min_size_copts", "xnnpack_optional_armcl_copts", "xnnpack_optional_armcl_deps", "xnnpack_optional_dnnl_copts", "xnnpack_optional_dnnl_deps", "xnnpack_optional_gemmlowp_copts", "xnnpack_optional_gemmlowp_deps", "xnnpack_optional_ruy_copts", "xnnpack_optional_ruy_deps", "xnnpack_optional_tflite_copts", "xnnpack_optional_tflite_deps", "xnnpack_std_copts", "xnnpack_std_cxxopts", "xnnpack_unit_test", "xnnpack_visibility")
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]10
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]11licenses(["notice"])
12
13exports_files(["LICENSE"])
14
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]15OPERATOR_BENCHMARK_DEPS = [
16 ":XNNPACK",
17 ":bench_utils",
18 "@cpuinfo",
19 "@pthreadpool",
20]
21
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]22MICROKERNEL_BENCHMARK_DEPS = [
23 ":ukernels",
24 ":bench_utils",
Frank Barchard7e955972019-10-11 10:34:25 -0700[diff] [blame]25 ":enable_assembly",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]26 "@cpuinfo",
27 "@FP16",
28 "@pthreadpool",
29]
30
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]31ACCURACY_EVAL_DEPS = [
32 ":XNNPACK",
33 ":ukernels",
34 "@FP16",
35 "@pthreadpool",
36]
37
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]38MICROKERNEL_TEST_DEPS = [
39 ":ukernels",
Frank Barchard7e955972019-10-11 10:34:25 -0700[diff] [blame]40 ":enable_assembly",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]41 "@cpuinfo",
42 "@FP16",
43 "@pthreadpool",
44]
45
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]46OPERATOR_TEST_DEPS = [
47 ":XNNPACK",
48 "@pthreadpool",
49 "@FP16",
50]
51
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]52OPERATOR_SRCS = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]53 "src/add-nc.c",
54 "src/argmax-pooling-nhwc.c",
55 "src/average-pooling-nhwc.c",
Marat Dukhanb1a0fc32019-12-02 19:32:02 -0800[diff] [blame]56 "src/binary-elementwise-nd.c",
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]57 "src/channel-pad-nc.c",
58 "src/channel-shuffle-nc.c",
59 "src/clamp-nc.c",
60 "src/convolution-nchw.c",
61 "src/convolution-nhwc.c",
62 "src/deconvolution-nhwc.c",
63 "src/fully-connected-nc.c",
64 "src/global-average-pooling-ncw.c",
65 "src/global-average-pooling-nwc.c",
66 "src/hardswish-nc.c",
67 "src/leaky-relu-nc.c",
68 "src/max-pooling-nhwc.c",
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]69 "src/prelu-nc.c",
70 "src/resize-bilinear-nhwc.c",
71 "src/sigmoid-nc.c",
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]72 "src/softmax-nc.c",
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]73 "src/unpooling-nhwc.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]74]
75
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]76TABLE_SRCS = [
77 "src/tables/exp2-k-over-64.c",
78 "src/tables/exp2-k-over-2048.c",
79]
80
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]81SCALAR_UKERNELS = [
Marat Dukhan329da642019-11-19 21:44:39 -0800[diff] [blame]82 "src/f32-argmaxpool/4x-scalar-c1.c",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]83 "src/f32-argmaxpool/9p8x-scalar-c1.c",
Marat Dukhan329da642019-11-19 21:44:39 -0800[diff] [blame]84 "src/f32-argmaxpool/9x-scalar-c1.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]85 "src/f32-avgpool/9p8x-minmax-scalar-c1.c",
86 "src/f32-avgpool/9x-minmax-scalar-c1.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]87 "src/f32-clamp/gen/scalar-x1.c",
88 "src/f32-clamp/gen/scalar-x2.c",
89 "src/f32-clamp/gen/scalar-x4.c",
Marat Dukhan441e2212019-12-04 18:30:49 -0800[diff] [blame]90 "src/f32-conv-hwc/3x3s2p0p1c3x4-scalar-1x1.c",
Marat Dukhan6b7dfae2019-12-04 16:00:52 -0800[diff] [blame]91 "src/f32-conv-hwc/3x3s2p1c3x4-scalar-1x1.c",
Erich Elsen563df5f2019-10-23 08:02:21 -0700[diff] [blame]92 "src/f32-conv-hwc2spchw/3x3s2p1c3x4-scalar-1x1.c",
Erich Elsen0cc2c532019-10-15 04:44:18 -0700[diff] [blame]93 "src/f32-dwconv-spchw/3x3p1-scalar.c",
Erich Elsenac4de802019-10-16 04:35:30 -0700[diff] [blame]94 "src/f32-dwconv-spchw/3x3s2p1-scalar.c",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]95 "src/f32-dwconv-spchw/5x5p2-scalar.c",
Erich Elsen38709a62019-11-08 11:58:45 -0800[diff] [blame]96 "src/f32-dwconv-spchw/5x5s2p2-scalar.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]97 "src/f32-dwconv/gen/up1x4-scalar-acc2.c",
98 "src/f32-dwconv/gen/up1x4-scalar.c",
99 "src/f32-dwconv/gen/up1x9-scalar-acc2.c",
100 "src/f32-dwconv/gen/up1x9-scalar.c",
101 "src/f32-dwconv/gen/up1x25-scalar-acc2.c",
102 "src/f32-dwconv/gen/up1x25-scalar.c",
103 "src/f32-dwconv/gen/up2x4-scalar-acc2.c",
104 "src/f32-dwconv/gen/up2x4-scalar.c",
105 "src/f32-dwconv/gen/up2x9-scalar-acc2.c",
106 "src/f32-dwconv/gen/up2x9-scalar.c",
107 "src/f32-dwconv/gen/up2x25-scalar-acc2.c",
108 "src/f32-dwconv/gen/up2x25-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]109 "src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c",
110 "src/f32-dwconv/gen/up1x4-minmax-scalar.c",
111 "src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c",
112 "src/f32-dwconv/gen/up1x9-minmax-scalar.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]113 "src/f32-dwconv/gen/up1x25-minmax-scalar-acc2.c",
114 "src/f32-dwconv/gen/up1x25-minmax-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]115 "src/f32-dwconv/gen/up2x4-minmax-scalar-acc2.c",
116 "src/f32-dwconv/gen/up2x4-minmax-scalar.c",
117 "src/f32-dwconv/gen/up2x9-minmax-scalar-acc2.c",
118 "src/f32-dwconv/gen/up2x9-minmax-scalar.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]119 "src/f32-dwconv/gen/up2x25-minmax-scalar-acc2.c",
120 "src/f32-dwconv/gen/up2x25-minmax-scalar.c",
Erich Elsen34dc2c02019-10-16 05:11:41 -0700[diff] [blame]121 "src/f32-gavgpool-spchw/scalar-x1.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]122 "src/f32-gavgpool/7p7x-minmax-scalar-c1.c",
123 "src/f32-gavgpool/7x-minmax-scalar-c1.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]124 "src/f32-gemm/gen-inc/1x4inc-minmax-scalar.c",
125 "src/f32-gemm/gen-inc/2x4inc-minmax-scalar.c",
126 "src/f32-gemm/gen-inc/4x4inc-minmax-scalar.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]127 "src/f32-gemm/gen/1x4-scalar.c",
128 "src/f32-gemm/gen/2x4-scalar.c",
129 "src/f32-gemm/gen/4x2-scalar.c",
130 "src/f32-gemm/gen/4x4-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]131 "src/f32-gemm/gen/1x4-minmax-scalar.c",
132 "src/f32-gemm/gen/2x4-minmax-scalar.c",
133 "src/f32-gemm/gen/4x2-minmax-scalar.c",
134 "src/f32-gemm/gen/4x4-minmax-scalar.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]135 "src/f32-hswish/gen/scalar-x1.c",
136 "src/f32-hswish/gen/scalar-x2.c",
137 "src/f32-hswish/gen/scalar-x4.c",
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]138 "src/f32-ibilinear/gen/scalar-c1.c",
139 "src/f32-ibilinear/gen/scalar-c2.c",
140 "src/f32-ibilinear/gen/scalar-c4.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]141 "src/f32-igemm/gen/1x4-scalar.c",
142 "src/f32-igemm/gen/2x4-scalar.c",
143 "src/f32-igemm/gen/4x2-scalar.c",
144 "src/f32-igemm/gen/4x4-scalar.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]145 "src/f32-igemm/gen/1x4-minmax-scalar.c",
146 "src/f32-igemm/gen/2x4-minmax-scalar.c",
147 "src/f32-igemm/gen/4x2-minmax-scalar.c",
148 "src/f32-igemm/gen/4x4-minmax-scalar.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]149 "src/f32-maxpool/9p8x-minmax-scalar-c1.c",
150 "src/f32-pavgpool/9p8x-minmax-scalar-c1.c",
151 "src/f32-pavgpool/9x-minmax-scalar-c1.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]152 "src/f32-ppmm/gen/2x4-minmax-scalar.c",
153 "src/f32-ppmm/gen/3x3-minmax-scalar.c",
154 "src/f32-ppmm/gen/4x2-minmax-scalar.c",
155 "src/f32-ppmm/gen/4x4-minmax-scalar.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]156 "src/f32-prelu/gen/scalar-2x1.c",
157 "src/f32-prelu/gen/scalar-2x4.c",
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]158 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x1.c",
159 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x2.c",
160 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x2-acc2.c",
161 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4.c",
162 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4-acc2.c",
163 "src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4-acc4.c",
164 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x1.c",
165 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x2.c",
166 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x2-acc2.c",
167 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x4.c",
168 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc2.c",
169 "src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc4.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]170 "src/f32-rmax/scalar.c",
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]171 "src/f32-sigmoid/gen/scalar-lut2048-p1-div-x1.c",
172 "src/f32-sigmoid/gen/scalar-lut2048-p1-div-x2.c",
173 "src/f32-sigmoid/gen/scalar-lut2048-p1-div-x4.c",
174 "src/f32-sigmoid/gen/scalar-lut64-p2-div-x1.c",
175 "src/f32-sigmoid/gen/scalar-lut64-p2-div-x2.c",
176 "src/f32-sigmoid/gen/scalar-lut64-p2-div-x4.c",
177 "src/f32-sigmoid/gen/scalar-p5-div-x1.c",
178 "src/f32-sigmoid/gen/scalar-p5-div-x2.c",
179 "src/f32-sigmoid/gen/scalar-p5-div-x4.c",
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]180 "src/f32-spmm/gen/1x1-minmax-scalar-pipelined.c",
181 "src/f32-spmm/gen/1x1-minmax-scalar.c",
182 "src/f32-spmm/gen/2x1-minmax-scalar-pipelined.c",
183 "src/f32-spmm/gen/2x1-minmax-scalar.c",
184 "src/f32-spmm/gen/4x1-minmax-scalar-pipelined.c",
185 "src/f32-spmm/gen/4x1-minmax-scalar.c",
186 "src/f32-spmm/gen/8x1-minmax-scalar-pipelined.c",
187 "src/f32-spmm/gen/8x1-minmax-scalar.c",
188 "src/f32-spmm/gen/8x2-minmax-scalar.c",
189 "src/f32-spmm/gen/8x4-minmax-scalar.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]190 "src/f32-vbinary/gen/vadd-minmax-scalar-x1.c",
191 "src/f32-vbinary/gen/vadd-minmax-scalar-x2.c",
192 "src/f32-vbinary/gen/vadd-minmax-scalar-x4.c",
193 "src/f32-vbinary/gen/vaddc-minmax-scalar-x1.c",
194 "src/f32-vbinary/gen/vaddc-minmax-scalar-x2.c",
195 "src/f32-vbinary/gen/vaddc-minmax-scalar-x4.c",
196 "src/f32-vbinary/gen/vdiv-minmax-scalar-x1.c",
197 "src/f32-vbinary/gen/vdiv-minmax-scalar-x2.c",
198 "src/f32-vbinary/gen/vdiv-minmax-scalar-x4.c",
199 "src/f32-vbinary/gen/vdivc-minmax-scalar-x1.c",
200 "src/f32-vbinary/gen/vdivc-minmax-scalar-x2.c",
201 "src/f32-vbinary/gen/vdivc-minmax-scalar-x4.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]202 "src/f32-vbinary/gen/vmax-scalar-x1.c",
203 "src/f32-vbinary/gen/vmax-scalar-x2.c",
204 "src/f32-vbinary/gen/vmax-scalar-x4.c",
205 "src/f32-vbinary/gen/vmaxc-scalar-x1.c",
206 "src/f32-vbinary/gen/vmaxc-scalar-x2.c",
207 "src/f32-vbinary/gen/vmaxc-scalar-x4.c",
208 "src/f32-vbinary/gen/vmin-scalar-x1.c",
209 "src/f32-vbinary/gen/vmin-scalar-x2.c",
210 "src/f32-vbinary/gen/vmin-scalar-x4.c",
211 "src/f32-vbinary/gen/vminc-scalar-x1.c",
212 "src/f32-vbinary/gen/vminc-scalar-x2.c",
213 "src/f32-vbinary/gen/vminc-scalar-x4.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]214 "src/f32-vbinary/gen/vmul-minmax-scalar-x1.c",
215 "src/f32-vbinary/gen/vmul-minmax-scalar-x2.c",
216 "src/f32-vbinary/gen/vmul-minmax-scalar-x4.c",
217 "src/f32-vbinary/gen/vmulc-minmax-scalar-x1.c",
218 "src/f32-vbinary/gen/vmulc-minmax-scalar-x2.c",
219 "src/f32-vbinary/gen/vmulc-minmax-scalar-x4.c",
220 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x1.c",
221 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x2.c",
222 "src/f32-vbinary/gen/vrdivc-minmax-scalar-x4.c",
223 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x1.c",
224 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x2.c",
225 "src/f32-vbinary/gen/vrsubc-minmax-scalar-x4.c",
226 "src/f32-vbinary/gen/vsub-minmax-scalar-x1.c",
227 "src/f32-vbinary/gen/vsub-minmax-scalar-x2.c",
228 "src/f32-vbinary/gen/vsub-minmax-scalar-x4.c",
229 "src/f32-vbinary/gen/vsubc-minmax-scalar-x1.c",
230 "src/f32-vbinary/gen/vsubc-minmax-scalar-x2.c",
231 "src/f32-vbinary/gen/vsubc-minmax-scalar-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]232 "src/f32-vmulcaddc/gen/c1-minmax-scalar-2x.c",
233 "src/f32-vmulcaddc/gen/c2-minmax-scalar-2x.c",
234 "src/f32-vmulcaddc/gen/c4-minmax-scalar-2x.c",
Marat Dukhan5739f702019-12-22 19:45:09 -0800[diff] [blame]235 "src/math/expminus-scalar-lut2048-p1.c",
236 "src/math/expminus-scalar-lut64-p2.c",
237 "src/math/expminus-scalar-p5.c",
238 "src/math/sigmoid-scalar-lut2048-p1-div.c",
239 "src/math/sigmoid-scalar-lut64-p2-div.c",
240 "src/math/sigmoid-scalar-p5-div.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]241 "src/q8-avgpool/9p8x-minmax-scalar-c1.c",
242 "src/q8-avgpool/9x-minmax-scalar-c1.c",
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]243 "src/q8-dwconv/up1x9-minmax-scalar.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]244 "src/q8-gavgpool/7p7x-minmax-scalar-c1.c",
245 "src/q8-gavgpool/7x-minmax-scalar-c1.c",
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]246 "src/q8-gemm/2x2-minmax-scalar.c",
247 "src/q8-igemm/2x2-minmax-scalar.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]248 "src/q8-vadd/minmax-scalar.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]249 "src/u8-clamp/scalar-x4.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]250 "src/u8-lut32norm/scalar.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]251 "src/u8-maxpool/9p8x-minmax-scalar-c1.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]252 "src/u8-rmax/scalar.c",
253 "src/x32-packx/x2-scalar.c",
254 "src/x32-packx/x3-scalar.c",
255 "src/x32-packx/x4-scalar.c",
256 "src/x32-pad/x2-scalar.c",
257 "src/x32-unpool/scalar.c",
258 "src/x32-zip/x2-scalar.c",
259 "src/x32-zip/x3-scalar.c",
260 "src/x32-zip/x4-scalar.c",
261 "src/x32-zip/xm-scalar.c",
262 "src/x8-lut/scalar.c",
263 "src/x8-zip/x2-scalar.c",
264 "src/x8-zip/x3-scalar.c",
265 "src/x8-zip/x4-scalar.c",
266 "src/x8-zip/xm-scalar.c",
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]267 "src/requantization/precise-scalar.c",
268 "src/requantization/fp32-scalar.c",
269 "src/requantization/q31-scalar.c",
270 "src/requantization/gemmlowp-scalar.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]271]
272
Marat Dukhan436ebe62019-12-04 15:10:12 -0800[diff] [blame]273WASM_UKERNELS = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]274 "src/f32-avgpool/9p8x-minmax-wasm-c1.c",
275 "src/f32-avgpool/9x-minmax-wasm-c1.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]276 "src/f32-clamp/gen/wasm-x1.c",
277 "src/f32-clamp/gen/wasm-x2.c",
278 "src/f32-clamp/gen/wasm-x4.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]279 "src/f32-dwconv/gen/up1x4-wasm-acc2.c",
280 "src/f32-dwconv/gen/up1x4-wasm.c",
281 "src/f32-dwconv/gen/up1x9-wasm-acc2.c",
282 "src/f32-dwconv/gen/up1x9-wasm.c",
283 "src/f32-dwconv/gen/up1x25-wasm-acc2.c",
284 "src/f32-dwconv/gen/up1x25-wasm.c",
285 "src/f32-dwconv/gen/up2x4-wasm-acc2.c",
286 "src/f32-dwconv/gen/up2x4-wasm.c",
287 "src/f32-dwconv/gen/up2x9-wasm-acc2.c",
288 "src/f32-dwconv/gen/up2x9-wasm.c",
289 "src/f32-dwconv/gen/up2x25-wasm-acc2.c",
290 "src/f32-dwconv/gen/up2x25-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]291 "src/f32-dwconv/gen/up1x4-minmax-wasm-acc2.c",
292 "src/f32-dwconv/gen/up1x4-minmax-wasm.c",
293 "src/f32-dwconv/gen/up1x9-minmax-wasm-acc2.c",
294 "src/f32-dwconv/gen/up1x9-minmax-wasm.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]295 "src/f32-dwconv/gen/up1x25-minmax-wasm-acc2.c",
296 "src/f32-dwconv/gen/up1x25-minmax-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]297 "src/f32-dwconv/gen/up2x4-minmax-wasm-acc2.c",
298 "src/f32-dwconv/gen/up2x4-minmax-wasm.c",
299 "src/f32-dwconv/gen/up2x9-minmax-wasm-acc2.c",
300 "src/f32-dwconv/gen/up2x9-minmax-wasm.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]301 "src/f32-dwconv/gen/up2x25-minmax-wasm-acc2.c",
302 "src/f32-dwconv/gen/up2x25-minmax-wasm.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]303 "src/f32-gavgpool/7p7x-minmax-wasm-c1.c",
304 "src/f32-gavgpool/7x-minmax-wasm-c1.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]305 "src/f32-gemm/gen-inc/1x4inc-minmax-wasm.c",
306 "src/f32-gemm/gen-inc/2x4inc-minmax-wasm.c",
307 "src/f32-gemm/gen-inc/4x4inc-minmax-wasm.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]308 "src/f32-gemm/gen/1x4-wasm.c",
309 "src/f32-gemm/gen/2x4-wasm.c",
310 "src/f32-gemm/gen/4x2-wasm.c",
311 "src/f32-gemm/gen/4x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]312 "src/f32-gemm/gen/1x4-minmax-wasm.c",
313 "src/f32-gemm/gen/2x4-minmax-wasm.c",
314 "src/f32-gemm/gen/4x2-minmax-wasm.c",
315 "src/f32-gemm/gen/4x4-minmax-wasm.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]316 "src/f32-hswish/gen/wasm-x1.c",
317 "src/f32-hswish/gen/wasm-x2.c",
318 "src/f32-hswish/gen/wasm-x4.c",
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]319 "src/f32-igemm/gen/1x4-wasm.c",
320 "src/f32-igemm/gen/2x4-wasm.c",
321 "src/f32-igemm/gen/4x2-wasm.c",
322 "src/f32-igemm/gen/4x4-wasm.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]323 "src/f32-igemm/gen/1x4-minmax-wasm.c",
324 "src/f32-igemm/gen/2x4-minmax-wasm.c",
325 "src/f32-igemm/gen/4x2-minmax-wasm.c",
326 "src/f32-igemm/gen/4x4-minmax-wasm.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]327 "src/f32-maxpool/9p8x-minmax-wasm-c1.c",
328 "src/f32-pavgpool/9p8x-minmax-wasm-c1.c",
329 "src/f32-pavgpool/9x-minmax-wasm-c1.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]330 "src/f32-vbinary/gen/vadd-minmax-wasm-x1.c",
331 "src/f32-vbinary/gen/vadd-minmax-wasm-x2.c",
332 "src/f32-vbinary/gen/vadd-minmax-wasm-x4.c",
333 "src/f32-vbinary/gen/vaddc-minmax-wasm-x1.c",
334 "src/f32-vbinary/gen/vaddc-minmax-wasm-x2.c",
335 "src/f32-vbinary/gen/vaddc-minmax-wasm-x4.c",
336 "src/f32-vbinary/gen/vdiv-minmax-wasm-x1.c",
337 "src/f32-vbinary/gen/vdiv-minmax-wasm-x2.c",
338 "src/f32-vbinary/gen/vdiv-minmax-wasm-x4.c",
339 "src/f32-vbinary/gen/vdivc-minmax-wasm-x1.c",
340 "src/f32-vbinary/gen/vdivc-minmax-wasm-x2.c",
341 "src/f32-vbinary/gen/vdivc-minmax-wasm-x4.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]342 "src/f32-vbinary/gen/vmax-wasm-x1.c",
343 "src/f32-vbinary/gen/vmax-wasm-x2.c",
344 "src/f32-vbinary/gen/vmax-wasm-x4.c",
345 "src/f32-vbinary/gen/vmaxc-wasm-x1.c",
346 "src/f32-vbinary/gen/vmaxc-wasm-x2.c",
347 "src/f32-vbinary/gen/vmaxc-wasm-x4.c",
348 "src/f32-vbinary/gen/vmin-wasm-x1.c",
349 "src/f32-vbinary/gen/vmin-wasm-x2.c",
350 "src/f32-vbinary/gen/vmin-wasm-x4.c",
351 "src/f32-vbinary/gen/vminc-wasm-x1.c",
352 "src/f32-vbinary/gen/vminc-wasm-x2.c",
353 "src/f32-vbinary/gen/vminc-wasm-x4.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]354 "src/f32-vbinary/gen/vmul-minmax-wasm-x1.c",
355 "src/f32-vbinary/gen/vmul-minmax-wasm-x2.c",
356 "src/f32-vbinary/gen/vmul-minmax-wasm-x4.c",
357 "src/f32-vbinary/gen/vmulc-minmax-wasm-x1.c",
358 "src/f32-vbinary/gen/vmulc-minmax-wasm-x2.c",
359 "src/f32-vbinary/gen/vmulc-minmax-wasm-x4.c",
360 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x1.c",
361 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x2.c",
362 "src/f32-vbinary/gen/vrdivc-minmax-wasm-x4.c",
363 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x1.c",
364 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x2.c",
365 "src/f32-vbinary/gen/vrsubc-minmax-wasm-x4.c",
366 "src/f32-vbinary/gen/vsub-minmax-wasm-x1.c",
367 "src/f32-vbinary/gen/vsub-minmax-wasm-x2.c",
368 "src/f32-vbinary/gen/vsub-minmax-wasm-x4.c",
369 "src/f32-vbinary/gen/vsubc-minmax-wasm-x1.c",
370 "src/f32-vbinary/gen/vsubc-minmax-wasm-x2.c",
371 "src/f32-vbinary/gen/vsubc-minmax-wasm-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]372 "src/f32-vmulcaddc/gen/c1-minmax-wasm-2x.c",
373 "src/f32-vmulcaddc/gen/c2-minmax-wasm-2x.c",
374 "src/f32-vmulcaddc/gen/c4-minmax-wasm-2x.c",
Marat Dukhan436ebe62019-12-04 15:10:12 -0800[diff] [blame]375]
376
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]377PSIMD_FASTMATH_UKERNELS = [
Marat Dukhan329da642019-11-19 21:44:39 -0800[diff] [blame]378 "src/f32-argmaxpool/4x-psimd-c4.c",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]379 "src/f32-argmaxpool/9p8x-psimd-c4.c",
Marat Dukhan329da642019-11-19 21:44:39 -0800[diff] [blame]380 "src/f32-argmaxpool/9x-psimd-c4.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]381 "src/f32-avgpool/9p8x-minmax-psimd-c4.c",
382 "src/f32-avgpool/9x-minmax-psimd-c4.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]383 "src/f32-clamp/gen/psimd-x4.c",
384 "src/f32-clamp/gen/psimd-x8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]385 "src/f32-dwconv/gen/up4x25-minmax-psimd-acc2.c",
386 "src/f32-dwconv/gen/up4x25-minmax-psimd.c",
387 "src/f32-dwconv/gen/up4x4-minmax-psimd-acc2.c",
388 "src/f32-dwconv/gen/up4x4-minmax-psimd.c",
389 "src/f32-dwconv/gen/up4x9-minmax-psimd-acc2.c",
390 "src/f32-dwconv/gen/up4x9-minmax-psimd.c",
391 "src/f32-dwconv/gen/up8x25-minmax-psimd-acc2.c",
392 "src/f32-dwconv/gen/up8x25-minmax-psimd.c",
393 "src/f32-dwconv/gen/up8x4-minmax-psimd-acc2.c",
394 "src/f32-dwconv/gen/up8x4-minmax-psimd.c",
395 "src/f32-dwconv/gen/up8x9-minmax-psimd-acc2.c",
396 "src/f32-dwconv/gen/up8x9-minmax-psimd.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]397 "src/f32-gavgpool/7p7x-minmax-psimd-c4.c",
398 "src/f32-gavgpool/7x-minmax-psimd-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]399 "src/f32-gemm/gen/1x8-minmax-psimd-loadsplat.c",
400 "src/f32-gemm/gen/1x8-minmax-psimd-splat.c",
401 "src/f32-gemm/gen/1x8s4-minmax-psimd.c",
402 "src/f32-gemm/gen/4x2c4-minmax-psimd.c",
403 "src/f32-gemm/gen/4x8-minmax-psimd-loadsplat.c",
404 "src/f32-gemm/gen/4x8-minmax-psimd-splat.c",
405 "src/f32-gemm/gen/4x8s4-minmax-psimd.c",
406 "src/f32-gemm/gen/6x8-minmax-psimd-loadsplat.c",
407 "src/f32-gemm/gen/6x8-minmax-psimd-splat.c",
408 "src/f32-gemm/gen/6x8s4-minmax-psimd.c",
409 "src/f32-gemm/gen-inc/1x8inc-minmax-psimd-loadsplat.c",
410 "src/f32-gemm/gen-inc/1x8inc-minmax-psimd-splat.c",
411 "src/f32-gemm/gen-inc/1x8s4inc-minmax-psimd.c",
412 "src/f32-gemm/gen-inc/4x8inc-minmax-psimd-loadsplat.c",
413 "src/f32-gemm/gen-inc/4x8inc-minmax-psimd-splat.c",
414 "src/f32-gemm/gen-inc/4x8s4inc-minmax-psimd.c",
415 "src/f32-gemm/gen-inc/6x8inc-minmax-psimd-loadsplat.c",
416 "src/f32-gemm/gen-inc/6x8inc-minmax-psimd-splat.c",
417 "src/f32-gemm/gen-inc/6x8s4inc-minmax-psimd.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]418 "src/f32-hswish/gen/psimd-x4.c",
419 "src/f32-hswish/gen/psimd-x8.c",
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]420 "src/f32-ibilinear/gen/psimd-c4.c",
421 "src/f32-ibilinear/gen/psimd-c8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]422 "src/f32-igemm/gen/1x8-minmax-psimd-loadsplat.c",
423 "src/f32-igemm/gen/1x8-minmax-psimd-splat.c",
424 "src/f32-igemm/gen/1x8s4-minmax-psimd.c",
425 "src/f32-igemm/gen/4x2c4-minmax-psimd.c",
426 "src/f32-igemm/gen/4x8-minmax-psimd-loadsplat.c",
427 "src/f32-igemm/gen/4x8-minmax-psimd-splat.c",
428 "src/f32-igemm/gen/4x8s4-minmax-psimd.c",
429 "src/f32-igemm/gen/6x8-minmax-psimd-loadsplat.c",
430 "src/f32-igemm/gen/6x8-minmax-psimd-splat.c",
431 "src/f32-igemm/gen/6x8s4-minmax-psimd.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]432 "src/f32-maxpool/9p8x-minmax-psimd-c4.c",
433 "src/f32-pavgpool/9p8x-minmax-psimd-c4.c",
434 "src/f32-pavgpool/9x-minmax-psimd-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]435 "src/f32-ppmm/gen/4x8-minmax-psimd.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]436 "src/f32-prelu/gen/psimd-2x4.c",
437 "src/f32-prelu/gen/psimd-2x8.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]438 "src/f32-rmax/psimd.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]439 "src/f32-vbinary/gen/vadd-minmax-psimd-x4.c",
440 "src/f32-vbinary/gen/vadd-minmax-psimd-x8.c",
441 "src/f32-vbinary/gen/vaddc-minmax-psimd-x4.c",
442 "src/f32-vbinary/gen/vaddc-minmax-psimd-x8.c",
443 "src/f32-vbinary/gen/vdiv-minmax-psimd-x4.c",
444 "src/f32-vbinary/gen/vdiv-minmax-psimd-x8.c",
445 "src/f32-vbinary/gen/vdivc-minmax-psimd-x4.c",
446 "src/f32-vbinary/gen/vdivc-minmax-psimd-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]447 "src/f32-vbinary/gen/vmax-psimd-x4.c",
448 "src/f32-vbinary/gen/vmax-psimd-x8.c",
449 "src/f32-vbinary/gen/vmaxc-psimd-x4.c",
450 "src/f32-vbinary/gen/vmaxc-psimd-x8.c",
451 "src/f32-vbinary/gen/vmin-psimd-x4.c",
452 "src/f32-vbinary/gen/vmin-psimd-x8.c",
453 "src/f32-vbinary/gen/vminc-psimd-x4.c",
454 "src/f32-vbinary/gen/vminc-psimd-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]455 "src/f32-vbinary/gen/vmul-minmax-psimd-x4.c",
456 "src/f32-vbinary/gen/vmul-minmax-psimd-x8.c",
457 "src/f32-vbinary/gen/vmulc-minmax-psimd-x4.c",
458 "src/f32-vbinary/gen/vmulc-minmax-psimd-x8.c",
459 "src/f32-vbinary/gen/vrdivc-minmax-psimd-x4.c",
460 "src/f32-vbinary/gen/vrdivc-minmax-psimd-x8.c",
461 "src/f32-vbinary/gen/vrsubc-minmax-psimd-x4.c",
462 "src/f32-vbinary/gen/vrsubc-minmax-psimd-x8.c",
463 "src/f32-vbinary/gen/vsub-minmax-psimd-x4.c",
464 "src/f32-vbinary/gen/vsub-minmax-psimd-x8.c",
465 "src/f32-vbinary/gen/vsubc-minmax-psimd-x4.c",
466 "src/f32-vbinary/gen/vsubc-minmax-psimd-x8.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]467 "src/f32-vmulcaddc/gen/c4-minmax-psimd-2x.c",
468 "src/f32-vmulcaddc/gen/c8-minmax-psimd-2x.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]469 "src/x32-packx/x4-psimd.c",
470 "src/x32-pad/x2-psimd.c",
471 "src/x32-unpool/psimd.c",
472 "src/x32-zip/x2-psimd.c",
473 "src/x32-zip/x3-psimd.c",
474 "src/x32-zip/x4-psimd.c",
475 "src/x32-zip/xm-psimd.c",
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]476 "src/requantization/precise-psimd.c",
477 "src/requantization/fp32-psimd.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]478]
479
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]480PSIMD_ACCMATH_UKERNELS = [
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]481 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x4.c",
482 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x8.c",
483 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x8-acc2.c",
484 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x12.c",
485 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x12-acc2.c",
486 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x12-acc3.c",
487 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x16.c",
488 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x16-acc2.c",
489 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x16-acc4.c",
490 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x20.c",
491 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x20-acc2.c",
492 "src/f32-raddstoreexpminusmax/gen/psimd-p5-x20-acc5.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]493 "src/f32-sigmoid/gen/psimd-p5-div-x4.c",
494 "src/f32-sigmoid/gen/psimd-p5-div-x8.c",
495 "src/f32-sigmoid/gen/psimd-p5-div-x12.c",
496 "src/f32-sigmoid/gen/psimd-p5-div-x16.c",
497 "src/f32-sigmoid/gen/psimd-p5-div-x20.c",
498 "src/f32-sigmoid/gen/psimd-p5-div-x24.c",
499 "src/math/sigmoid-psimd-p5-div.c",
500]
501
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]502# ISA-specific micro-kernels
503NEON_UKERNELS = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]504 "src/f32-avgpool/9p8x-minmax-neon-c4.c",
505 "src/f32-avgpool/9x-minmax-neon-c4.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]506 "src/f32-clamp/gen/neon-x4.c",
507 "src/f32-clamp/gen/neon-x8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]508 "src/f32-dwconv/gen/up4x9-minmax-neon.c",
509 "src/f32-dwconv/gen/up4x9-minmax-neon-acc2.c",
510 "src/f32-dwconv/gen/up8x9-minmax-neon.c",
511 "src/f32-dwconv/gen/up8x9-minmax-neon-acc2.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]512 "src/f32-gavgpool-spchw/neon-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]513 "src/f32-gavgpool/7p7x-minmax-neon-c4.c",
514 "src/f32-gavgpool/7x-minmax-neon-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]515 "src/f32-gemm/gen/1x8-minmax-neon-lane-ld64.c",
516 "src/f32-gemm/gen/4x2-minmax-neon-lane-ld64.c",
517 "src/f32-gemm/gen/4x8-minmax-neon-lane-ld128.c",
518 "src/f32-gemm/gen/4x8-minmax-neon-lane-ld64.c",
519 "src/f32-gemm/gen/5x8-minmax-neon-lane-ld64.c",
520 "src/f32-gemm/gen/6x8-minmax-neon-lane-ld64.c",
521 "src/f32-gemm/gen/6x8-minmax-neon-lane-ld128.c",
522 "src/f32-gemm/gen/1x8-minmax-neon-dup-ld64.c",
523 "src/f32-gemm/gen/4x8-minmax-neon-dup-ld128.c",
524 "src/f32-gemm/gen/4x8-minmax-neon-dup-ld64.c",
525 "src/f32-gemm/gen/6x8-minmax-neon-dup-ld64.c",
526 "src/f32-gemm/gen/6x8-minmax-neon-dup-ld128.c",
527 "src/f32-gemm/gen/1x8s4-minmax-neon.c",
528 "src/f32-gemm/gen/4x8s4-minmax-neon.c",
529 "src/f32-gemm/gen/6x8s4-minmax-neon.c",
530 "src/f32-gemm/gen/8x8s4-minmax-neon.c",
531 "src/f32-gemm/gen-inc/1x8inc-minmax-neon-lane-ld64.c",
532 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-lane-ld128.c",
533 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-lane-ld64.c",
534 "src/f32-gemm/gen-inc/5x8inc-minmax-neon-lane-ld64.c",
535 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-lane-ld64.c",
536 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-lane-ld128.c",
537 "src/f32-gemm/gen-inc/1x8inc-minmax-neon-dup-ld64.c",
538 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-dup-ld128.c",
539 "src/f32-gemm/gen-inc/4x8inc-minmax-neon-dup-ld64.c",
540 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-dup-ld64.c",
541 "src/f32-gemm/gen-inc/6x8inc-minmax-neon-dup-ld128.c",
542 "src/f32-gemm/gen-inc/1x8s4inc-minmax-neon.c",
543 "src/f32-gemm/gen-inc/4x8s4inc-minmax-neon.c",
544 "src/f32-gemm/gen-inc/6x8s4inc-minmax-neon.c",
545 "src/f32-gemm/gen-inc/8x8s4inc-minmax-neon.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]546 "src/f32-hswish/gen/neon-x4.c",
547 "src/f32-hswish/gen/neon-x8.c",
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]548 "src/f32-ibilinear/gen/neon-c4.c",
549 "src/f32-ibilinear/gen/neon-c8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]550 "src/f32-igemm/gen/1x8-minmax-neon-lane-ld64.c",
551 "src/f32-igemm/gen/4x2-minmax-neon-lane-ld64.c",
552 "src/f32-igemm/gen/4x4-minmax-neon-lane-ld64.c",
553 "src/f32-igemm/gen/4x8-minmax-neon-lane-ld128.c",
554 "src/f32-igemm/gen/4x8-minmax-neon-lane-ld64.c",
555 "src/f32-igemm/gen/6x8-minmax-neon-lane-ld64.c",
556 "src/f32-igemm/gen/6x8-minmax-neon-lane-ld128.c",
557 "src/f32-igemm/gen/1x8-minmax-neon-dup-ld64.c",
558 "src/f32-igemm/gen/4x8-minmax-neon-dup-ld128.c",
559 "src/f32-igemm/gen/4x8-minmax-neon-dup-ld64.c",
560 "src/f32-igemm/gen/6x8-minmax-neon-dup-ld64.c",
561 "src/f32-igemm/gen/6x8-minmax-neon-dup-ld128.c",
562 "src/f32-igemm/gen/1x8s4-minmax-neon.c",
563 "src/f32-igemm/gen/4x8s4-minmax-neon.c",
564 "src/f32-igemm/gen/6x8s4-minmax-neon.c",
565 "src/f32-igemm/gen/8x8s4-minmax-neon.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]566 "src/f32-maxpool/9p8x-minmax-neon-c4.c",
567 "src/f32-pavgpool/9p8x-minmax-neon-c4.c",
568 "src/f32-pavgpool/9x-minmax-neon-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]569 "src/f32-ppmm/gen/4x8-minmax-neon.c",
570 "src/f32-ppmm/gen/8x8-minmax-neon.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]571 "src/f32-prelu/gen/neon-2x4.c",
572 "src/f32-prelu/gen/neon-2x8.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]573 "src/f32-raddstoreexpminusmax/gen/neon-p5-x4.c",
574 "src/f32-raddstoreexpminusmax/gen/neon-p5-x8.c",
575 "src/f32-raddstoreexpminusmax/gen/neon-p5-x8-acc2.c",
576 "src/f32-raddstoreexpminusmax/gen/neon-p5-x12.c",
577 "src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc2.c",
578 "src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc3.c",
579 "src/f32-raddstoreexpminusmax/gen/neon-p5-x16.c",
580 "src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc2.c",
581 "src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc4.c",
582 "src/f32-raddstoreexpminusmax/gen/neon-p5-x20.c",
583 "src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc2.c",
584 "src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc5.c",
585 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x4.c",
586 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8.c",
587 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8-acc2.c",
588 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12.c",
589 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc2.c",
590 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc3.c",
591 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16.c",
592 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc2.c",
593 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc4.c",
594 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20.c",
595 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc2.c",
596 "src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc5.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]597 "src/f32-rmax/neon.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]598 "src/f32-sigmoid/gen/neon-frac-p9-p10-nr1recps-x16.c",
Marat Dukhan4a24a582020-01-06 13:30:00 -0800[diff] [blame]599 "src/f32-sigmoid/gen/neon-rr2-p5-nr2recps-x4.c",
600 "src/f32-sigmoid/gen/neon-rr2-p5-nr2recps-x8.c",
601 "src/f32-sigmoid/gen/neon-rr2-p5-nr2recps-x12.c",
602 "src/f32-sigmoid/gen/neon-rr2-p5-nr2recps-x16.c",
603 "src/f32-sigmoid/gen/neon-rr2-p5-nr2recps-x20.c",
604 "src/f32-sigmoid/gen/neon-rr2-p5-nr2recps-x24.c",
605 "src/f32-sigmoid/gen/neon-rr2-lut64-p2-nr2recps-x4.c",
606 "src/f32-sigmoid/gen/neon-rr2-lut64-p2-nr2recps-x8.c",
607 "src/f32-sigmoid/gen/neon-rr2-lut64-p2-nr2recps-x12.c",
608 "src/f32-sigmoid/gen/neon-rr2-lut64-p2-nr2recps-x16.c",
609 "src/f32-sigmoid/gen/neon-rr2-lut64-p2-nr2recps-x20.c",
610 "src/f32-sigmoid/gen/neon-rr2-lut64-p2-nr2recps-x24.c",
611 "src/f32-sigmoid/gen/neon-rr2-lut2048-p1-nr2recps-x4.c",
612 "src/f32-sigmoid/gen/neon-rr2-lut2048-p1-nr2recps-x8.c",
613 "src/f32-sigmoid/gen/neon-rr2-lut2048-p1-nr2recps-x12.c",
614 "src/f32-sigmoid/gen/neon-rr2-lut2048-p1-nr2recps-x16.c",
615 "src/f32-sigmoid/gen/neon-rr2-lut2048-p1-nr2recps-x20.c",
616 "src/f32-sigmoid/gen/neon-rr2-lut2048-p1-nr2recps-x24.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]617 "src/f32-vbinary/gen/vadd-minmax-neon-x4.c",
618 "src/f32-vbinary/gen/vadd-minmax-neon-x8.c",
619 "src/f32-vbinary/gen/vaddc-minmax-neon-x4.c",
620 "src/f32-vbinary/gen/vaddc-minmax-neon-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]621 "src/f32-vbinary/gen/vmax-neon-x4.c",
622 "src/f32-vbinary/gen/vmax-neon-x8.c",
623 "src/f32-vbinary/gen/vmaxc-neon-x4.c",
624 "src/f32-vbinary/gen/vmaxc-neon-x8.c",
625 "src/f32-vbinary/gen/vmin-neon-x4.c",
626 "src/f32-vbinary/gen/vmin-neon-x8.c",
627 "src/f32-vbinary/gen/vminc-neon-x4.c",
628 "src/f32-vbinary/gen/vminc-neon-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]629 "src/f32-vbinary/gen/vmul-minmax-neon-x4.c",
630 "src/f32-vbinary/gen/vmul-minmax-neon-x8.c",
631 "src/f32-vbinary/gen/vmulc-minmax-neon-x4.c",
632 "src/f32-vbinary/gen/vmulc-minmax-neon-x8.c",
633 "src/f32-vbinary/gen/vrsubc-minmax-neon-x4.c",
634 "src/f32-vbinary/gen/vrsubc-minmax-neon-x8.c",
635 "src/f32-vbinary/gen/vsub-minmax-neon-x4.c",
636 "src/f32-vbinary/gen/vsub-minmax-neon-x8.c",
637 "src/f32-vbinary/gen/vsubc-minmax-neon-x4.c",
638 "src/f32-vbinary/gen/vsubc-minmax-neon-x8.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]639 "src/f32-vmulcaddc/gen/c4-minmax-neon-2x.c",
640 "src/f32-vmulcaddc/gen/c8-minmax-neon-2x.c",
641 "src/q8-avgpool/9p8x-minmax-neon-c8.c",
642 "src/q8-avgpool/9x-minmax-neon-c8.c",
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]643 "src/q8-dwconv/up8x9-minmax-neon.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]644 "src/q8-gavgpool/7p7x-minmax-neon-c8.c",
645 "src/q8-gavgpool/7x-minmax-neon-c8.c",
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]646 "src/q8-gemm/4x8-minmax-neon.c",
647 "src/q8-gemm/8x8-minmax-neon.c",
648 "src/q8-igemm/4x8-minmax-neon.c",
649 "src/q8-igemm/8x8-minmax-neon.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]650 "src/q8-vadd/minmax-neon.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]651 "src/u8-clamp/neon-x64.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]652 "src/u8-maxpool/9p8x-minmax-neon-c16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]653 "src/u8-rmax/neon.c",
654 "src/x32-packx/x4-neon-st4.c",
655 "src/x32-pad/x2-neon.c",
656 "src/x32-zip/x2-neon.c",
657 "src/x32-zip/x3-neon.c",
658 "src/x32-zip/x4-neon.c",
659 "src/x32-zip/xm-neon.c",
660 "src/x8-zip/x2-neon.c",
661 "src/x8-zip/x3-neon.c",
662 "src/x8-zip/x4-neon.c",
663 "src/x8-zip/xm-neon.c",
Marat Dukhan68b3b452020-01-02 10:11:15 -0800[diff] [blame]664 "src/math/sigmoid-neon-frac-p9-p10-nr1recps.c",
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]665 "src/math/sigmoid-neon-rr1-lut2048-p1-nr2recps.c",
666 "src/math/sigmoid-neon-rr1-lut64-p2-nr2recps.c",
667 "src/math/sigmoid-neon-rr1-p5-nr2recps.c",
668 "src/math/sigmoid-neon-rr2-lut2048-p1-nr2recps.c",
669 "src/math/sigmoid-neon-rr2-lut64-p2-nr2recps.c",
670 "src/math/sigmoid-neon-rr2-p5-nr2recps.c",
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]671 "src/requantization/precise-neon.c",
672 "src/requantization/fp32-neon.c",
673 "src/requantization/q31-neon.c",
674 "src/requantization/gemmlowp-neon.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]675]
676
677NEONFMA_UKERNELS = [
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]678 "src/f32-ibilinear/gen/neonfma-c4.c",
679 "src/f32-ibilinear/gen/neonfma-c8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]680 "src/f32-igemm/gen/1x8-minmax-neonfma-dup-ld64.c",
681 "src/f32-igemm/gen/4x8-minmax-neonfma-dup-ld128.c",
682 "src/f32-igemm/gen/4x8-minmax-neonfma-dup-ld64.c",
683 "src/f32-igemm/gen/6x8-minmax-neonfma-dup-ld64.c",
684 "src/f32-igemm/gen/6x8-minmax-neonfma-dup-ld128.c",
685 "src/f32-igemm/gen/1x8s4-minmax-neonfma.c",
686 "src/f32-igemm/gen/4x8s4-minmax-neonfma.c",
687 "src/f32-igemm/gen/6x8s4-minmax-neonfma.c",
688 "src/f32-igemm/gen/8x8s4-minmax-neonfma.c",
689 "src/f32-dwconv/gen/up4x9-minmax-neonfma.c",
690 "src/f32-dwconv/gen/up4x9-minmax-neonfma-acc2.c",
691 "src/f32-dwconv/gen/up8x9-minmax-neonfma.c",
692 "src/f32-dwconv/gen/up8x9-minmax-neonfma-acc2.c",
693 "src/f32-gemm/gen/1x8-minmax-neonfma-dup-ld64.c",
694 "src/f32-gemm/gen/4x8-minmax-neonfma-dup-ld128.c",
695 "src/f32-gemm/gen/4x8-minmax-neonfma-dup-ld64.c",
696 "src/f32-gemm/gen/6x8-minmax-neonfma-dup-ld64.c",
697 "src/f32-gemm/gen/6x8-minmax-neonfma-dup-ld128.c",
698 "src/f32-gemm/gen/1x8s4-minmax-neonfma.c",
699 "src/f32-gemm/gen/4x8s4-minmax-neonfma.c",
700 "src/f32-gemm/gen/6x8s4-minmax-neonfma.c",
701 "src/f32-gemm/gen/8x8s4-minmax-neonfma.c",
702 "src/f32-gemm/gen-inc/1x8inc-minmax-neonfma-dup-ld64.c",
703 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-dup-ld128.c",
704 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-dup-ld64.c",
705 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-dup-ld64.c",
706 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-dup-ld128.c",
707 "src/f32-gemm/gen-inc/1x8s4inc-minmax-neonfma.c",
708 "src/f32-gemm/gen-inc/4x8s4inc-minmax-neonfma.c",
709 "src/f32-gemm/gen-inc/6x8s4inc-minmax-neonfma.c",
710 "src/f32-gemm/gen-inc/8x8s4inc-minmax-neonfma.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]711 "src/f32-hswish/gen/neonfma-x4.c",
712 "src/f32-hswish/gen/neonfma-x8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]713 "src/f32-ppmm/gen/4x8-minmax-neonfma.c",
714 "src/f32-ppmm/gen/8x8-minmax-neonfma.c",
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]715 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x4.c",
716 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8.c",
717 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8-acc2.c",
718 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12.c",
719 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc2.c",
720 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc3.c",
721 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16.c",
722 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16-acc2.c",
723 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16-acc4.c",
724 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20.c",
725 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20-acc2.c",
726 "src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20-acc5.c",
727 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x4.c",
728 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x8.c",
729 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x8-acc2.c",
730 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12.c",
731 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc2.c",
732 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc3.c",
733 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16.c",
734 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16-acc2.c",
735 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16-acc4.c",
736 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20.c",
737 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20-acc2.c",
738 "src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20-acc5.c",
Marat Dukhan4a24a582020-01-06 13:30:00 -0800[diff] [blame]739 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2fma-x4.c",
740 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2fma-x8.c",
741 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2fma-x12.c",
742 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2fma-x16.c",
743 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2fma-x20.c",
744 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2fma-x24.c",
745 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr1recps1fma-x4.c",
746 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr1recps1fma-x8.c",
747 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr1recps1fma-x12.c",
748 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr1recps1fma-x16.c",
749 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr1recps1fma-x20.c",
750 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr1recps1fma-x24.c",
751 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2recps-x4.c",
752 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2recps-x8.c",
753 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2recps-x12.c",
754 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2recps-x16.c",
755 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2recps-x20.c",
756 "src/f32-sigmoid/gen/neonfma-rr1-p5-nr2recps-x24.c",
757 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2fma-x4.c",
758 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2fma-x8.c",
759 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2fma-x12.c",
760 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2fma-x16.c",
761 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2fma-x20.c",
762 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2fma-x24.c",
763 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr1recps1fma-x4.c",
764 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr1recps1fma-x8.c",
765 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr1recps1fma-x12.c",
766 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr1recps1fma-x16.c",
767 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr1recps1fma-x20.c",
768 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr1recps1fma-x24.c",
769 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2recps-x4.c",
770 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2recps-x8.c",
771 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2recps-x12.c",
772 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2recps-x16.c",
773 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2recps-x20.c",
774 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-nr2recps-x24.c",
775 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2fma-x4.c",
776 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2fma-x8.c",
777 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2fma-x12.c",
778 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2fma-x16.c",
779 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2fma-x20.c",
780 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2fma-x24.c",
781 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr1recps1fma-x4.c",
782 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr1recps1fma-x8.c",
783 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr1recps1fma-x12.c",
784 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr1recps1fma-x16.c",
785 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr1recps1fma-x20.c",
786 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr1recps1fma-x24.c",
787 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2recps-x4.c",
788 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2recps-x8.c",
789 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2recps-x12.c",
790 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2recps-x16.c",
791 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2recps-x20.c",
792 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-nr2recps-x24.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]793 "src/f32-vmulcaddc/gen/c4-minmax-neonfma-2x.c",
794 "src/f32-vmulcaddc/gen/c8-minmax-neonfma-2x.c",
Marat Dukhan797a8fe2019-11-14 20:21:57 -0800[diff] [blame]795 "src/math/exp-neonfma-lut64-p2.c",
796 "src/math/exp-neonfma-p5.c",
Marat Dukhan189ae802019-11-26 11:28:44 -0800[diff] [blame]797 "src/math/expminus-neonfma-lut2048-p1.c",
798 "src/math/expminus-neonfma-lut64-p2.c",
Marat Dukhan346a9e52019-11-15 09:06:30 -0800[diff] [blame]799 "src/math/expminus-neonfma-p5.c",
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]800 "src/math/sigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma.c",
801 "src/math/sigmoid-neonfma-rr1-lut2048-p1-nr2fma.c",
802 "src/math/sigmoid-neonfma-rr1-lut2048-p1-nr2recps.c",
803 "src/math/sigmoid-neonfma-rr1-lut64-p2-nr1recps1fma.c",
804 "src/math/sigmoid-neonfma-rr1-lut64-p2-nr2fma.c",
805 "src/math/sigmoid-neonfma-rr1-lut64-p2-nr2recps.c",
806 "src/math/sigmoid-neonfma-rr1-p5-nr1recps1fma.c",
807 "src/math/sigmoid-neonfma-rr1-p5-nr2fma.c",
808 "src/math/sigmoid-neonfma-rr1-p5-nr2recps.c",
809 "src/math/sigmoid-neonfma-rr2-lut2048-p1-nr1recps1fma.c",
810 "src/math/sigmoid-neonfma-rr2-lut2048-p1-nr2fma.c",
811 "src/math/sigmoid-neonfma-rr2-lut2048-p1-nr2recps.c",
812 "src/math/sigmoid-neonfma-rr2-lut64-p2-nr1recps1fma.c",
813 "src/math/sigmoid-neonfma-rr2-lut64-p2-nr2fma.c",
814 "src/math/sigmoid-neonfma-rr2-lut64-p2-nr2recps.c",
815 "src/math/sigmoid-neonfma-rr2-p5-nr1recps1fma.c",
816 "src/math/sigmoid-neonfma-rr2-p5-nr2fma.c",
817 "src/math/sigmoid-neonfma-rr2-p5-nr2recps.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]818]
819
820AARCH64_NEONFMA_UKERNELS = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]821 "src/f32-vbinary/gen/vdiv-minmax-neon-x4.c",
822 "src/f32-vbinary/gen/vdiv-minmax-neon-x8.c",
823 "src/f32-vbinary/gen/vdivc-minmax-neon-x4.c",
824 "src/f32-vbinary/gen/vdivc-minmax-neon-x8.c",
825 "src/f32-vbinary/gen/vrdivc-minmax-neon-x4.c",
826 "src/f32-vbinary/gen/vrdivc-minmax-neon-x8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]827 "src/f32-gemm/gen/1x8-minmax-neonfma-lane-ld64.c",
828 "src/f32-gemm/gen/4x2-minmax-neonfma-lane-ld64.c",
829 "src/f32-gemm/gen/4x8-minmax-neonfma-lane-ld128.c",
830 "src/f32-gemm/gen/4x8-minmax-neonfma-lane-ld64.c",
831 "src/f32-gemm/gen/5x8-minmax-neonfma-lane-ld64.c",
832 "src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld64.c",
833 "src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld128.c",
834 "src/f32-gemm/gen-inc/1x8inc-minmax-neonfma-lane-ld64.c",
835 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-lane-ld128.c",
836 "src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-lane-ld64.c",
837 "src/f32-gemm/gen-inc/5x8inc-minmax-neonfma-lane-ld64.c",
838 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-lane-ld64.c",
839 "src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-lane-ld128.c",
840 "src/f32-igemm/gen/1x8-minmax-neonfma-lane-ld64.c",
841 "src/f32-igemm/gen/4x2-minmax-neonfma-lane-ld64.c",
842 "src/f32-igemm/gen/4x4-minmax-neonfma-lane-ld64.c",
843 "src/f32-igemm/gen/4x8-minmax-neonfma-lane-ld128.c",
844 "src/f32-igemm/gen/4x8-minmax-neonfma-lane-ld64.c",
845 "src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld64.c",
846 "src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld128.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]847 "src/f32-conv-hwc/3x3s2p1c3x4-neonfma-2x2.c",
848 "src/f32-conv-hwc/3x3s2p1c3x8-neonfma-2x2.c",
849 "src/f32-conv-hwc2spchw/3x3s2p1c3x4-neonfma-2x2.c",
850 "src/f32-dwconv-spchw/3x3p1-neonfma.c",
851 "src/f32-dwconv-spchw/5x5p2-neonfma.c",
852 "src/f32-dwconv-spchw/3x3s2p1-neonfma.c",
853 "src/f32-dwconv-spchw/5x5s2p2-neonfma.c",
Marat Dukhan4a24a582020-01-06 13:30:00 -0800[diff] [blame]854 "src/f32-sigmoid/gen/neonfma-rr1-p5-div-x4.c",
855 "src/f32-sigmoid/gen/neonfma-rr1-p5-div-x8.c",
856 "src/f32-sigmoid/gen/neonfma-rr1-p5-div-x12.c",
857 "src/f32-sigmoid/gen/neonfma-rr1-p5-div-x16.c",
858 "src/f32-sigmoid/gen/neonfma-rr1-p5-div-x20.c",
859 "src/f32-sigmoid/gen/neonfma-rr1-p5-div-x24.c",
860 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-div-x4.c",
861 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-div-x8.c",
862 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-div-x12.c",
863 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-div-x16.c",
864 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-div-x20.c",
865 "src/f32-sigmoid/gen/neonfma-rr1-lut64-p2-div-x24.c",
866 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-div-x4.c",
867 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-div-x8.c",
868 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-div-x12.c",
869 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-div-x16.c",
870 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-div-x20.c",
871 "src/f32-sigmoid/gen/neonfma-rr1-lut2048-p1-div-x24.c",
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]872 "src/f32-spmm/gen/12x1-minmax-neonfma.c",
873 "src/f32-spmm/gen/12x2-minmax-neonfma.c",
874 "src/f32-spmm/gen/12x4-minmax-neonfma.c",
875 "src/f32-spmm/gen/16x1-minmax-neonfma-pipelined.c",
876 "src/f32-spmm/gen/16x1-minmax-neonfma-unroll2.c",
877 "src/f32-spmm/gen/16x1-minmax-neonfma.c",
878 "src/f32-spmm/gen/16x2-minmax-neonfma.c",
879 "src/f32-spmm/gen/16x4-minmax-neonfma.c",
880 "src/f32-spmm/gen/4x1-minmax-neonfma-pipelined.c",
881 "src/f32-spmm/gen/4x1-minmax-neonfma-unroll2.c",
882 "src/f32-spmm/gen/4x1-minmax-neonfma.c",
883 "src/f32-spmm/gen/4x2-minmax-neonfma.c",
884 "src/f32-spmm/gen/4x4-minmax-neonfma.c",
885 "src/f32-spmm/gen/8x1-minmax-neonfma-pipelined.c",
886 "src/f32-spmm/gen/8x1-minmax-neonfma-unroll2.c",
887 "src/f32-spmm/gen/8x1-minmax-neonfma.c",
888 "src/f32-spmm/gen/8x2-minmax-neonfma.c",
889 "src/f32-spmm/gen/8x4-minmax-neonfma.c",
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]890 "src/math/sigmoid-neonfma-rr1-lut2048-p1-div.c",
891 "src/math/sigmoid-neonfma-rr1-lut64-p2-div.c",
892 "src/math/sigmoid-neonfma-rr1-p5-div.c",
893 "src/math/sigmoid-neonfma-rr2-lut2048-p1-div.c",
894 "src/math/sigmoid-neonfma-rr2-lut64-p2-div.c",
895 "src/math/sigmoid-neonfma-rr2-p5-div.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]896]
897
898AARCH64_NEONFP16ARITH_UKERNELS = [
Frank Barchard1f4e4612020-04-13 18:24:54 -0700[diff] [blame]899 "src/f16-gemm/gen/1x8-neonfp16arith-ld64.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]900 "src/f16-gemm/gen/4x8-neonfp16arith-ld64.c",
901 "src/f16-gemm/gen/6x8-neonfp16arith-ld64.c",
902 "src/f16-gemm/gen/8x8-neonfp16arith-ld64.c",
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]903 "src/f16-spmm/gen/8x1-minmax-neonfp16arith.c",
904 "src/f16-spmm/gen/8x1-minmax-neonfp16arith-unroll2.c",
905 "src/f16-spmm/gen/16x1-minmax-neonfp16arith.c",
906 "src/f16-spmm/gen/16x1-minmax-neonfp16arith-unroll2.c",
907 "src/f16-spmm/gen/24x1-minmax-neonfp16arith.c",
908 "src/f16-spmm/gen/24x1-minmax-neonfp16arith-unroll2.c",
909 "src/f16-spmm/gen/32x1-minmax-neonfp16arith.c",
910 "src/f16-spmm/gen/32x1-minmax-neonfp16arith-unroll2.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]911]
912
913SSE_UKERNELS = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]914 "src/f32-avgpool/9p8x-minmax-sse-c4.c",
915 "src/f32-avgpool/9x-minmax-sse-c4.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]916 "src/f32-clamp/gen/sse-x4.c",
917 "src/f32-clamp/gen/sse-x8.c",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]918 "src/f32-dwconv-spchw/3x3p1-sse.c",
919 "src/f32-dwconv-spchw/3x3s2p1-sse.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]920 "src/f32-dwconv/gen/up4x25-minmax-sse-acc2.c",
921 "src/f32-dwconv/gen/up4x25-minmax-sse.c",
922 "src/f32-dwconv/gen/up4x4-minmax-sse-acc2.c",
923 "src/f32-dwconv/gen/up4x4-minmax-sse.c",
924 "src/f32-dwconv/gen/up4x9-minmax-sse-acc2.c",
925 "src/f32-dwconv/gen/up4x9-minmax-sse.c",
926 "src/f32-dwconv/gen/up8x25-minmax-sse-acc2.c",
927 "src/f32-dwconv/gen/up8x25-minmax-sse.c",
928 "src/f32-dwconv/gen/up8x4-minmax-sse-acc2.c",
929 "src/f32-dwconv/gen/up8x4-minmax-sse.c",
930 "src/f32-dwconv/gen/up8x9-minmax-sse-acc2.c",
931 "src/f32-dwconv/gen/up8x9-minmax-sse.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]932 "src/f32-gavgpool-spchw/sse-x4.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]933 "src/f32-gavgpool/7p7x-minmax-sse-c4.c",
934 "src/f32-gavgpool/7x-minmax-sse-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]935 "src/f32-gemm/gen/1x8-minmax-sse-dup.c",
936 "src/f32-gemm/gen/1x8-minmax-sse-load1.c",
937 "src/f32-gemm/gen/1x8s4-minmax-sse.c",
938 "src/f32-gemm/gen/4x2c4-minmax-sse.c",
939 "src/f32-gemm/gen/4x8-minmax-sse-dup.c",
940 "src/f32-gemm/gen/4x8-minmax-sse-load1.c",
941 "src/f32-gemm/gen/4x8s4-minmax-sse.c",
942 "src/f32-gemm/gen-inc/1x8inc-minmax-sse-dup.c",
943 "src/f32-gemm/gen-inc/1x8inc-minmax-sse-load1.c",
944 "src/f32-gemm/gen-inc/1x8s4inc-minmax-sse.c",
945 "src/f32-gemm/gen-inc/4x8inc-minmax-sse-dup.c",
946 "src/f32-gemm/gen-inc/4x8inc-minmax-sse-load1.c",
947 "src/f32-gemm/gen-inc/4x8s4inc-minmax-sse.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]948 "src/f32-hswish/gen/sse-x4.c",
949 "src/f32-hswish/gen/sse-x8.c",
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]950 "src/f32-ibilinear/gen/sse-c4.c",
951 "src/f32-ibilinear/gen/sse-c8.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]952 "src/f32-igemm/gen/1x8-minmax-sse-dup.c",
953 "src/f32-igemm/gen/1x8-minmax-sse-load1.c",
954 "src/f32-igemm/gen/1x8s4-minmax-sse.c",
955 "src/f32-igemm/gen/4x2c4-minmax-sse.c",
956 "src/f32-igemm/gen/4x8-minmax-sse-dup.c",
957 "src/f32-igemm/gen/4x8-minmax-sse-load1.c",
958 "src/f32-igemm/gen/4x8s4-minmax-sse.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]959 "src/f32-maxpool/9p8x-minmax-sse-c4.c",
960 "src/f32-pavgpool/9p8x-minmax-sse-c4.c",
961 "src/f32-pavgpool/9x-minmax-sse-c4.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]962 "src/f32-ppmm/gen/4x8-minmax-sse.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]963 "src/f32-rmax/sse.c",
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]964 "src/f32-spmm/gen/4x1-minmax-sse.c",
965 "src/f32-spmm/gen/8x1-minmax-sse.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]966 "src/f32-vbinary/gen/vadd-minmax-sse-x4.c",
967 "src/f32-vbinary/gen/vadd-minmax-sse-x8.c",
968 "src/f32-vbinary/gen/vaddc-minmax-sse-x4.c",
969 "src/f32-vbinary/gen/vaddc-minmax-sse-x8.c",
970 "src/f32-vbinary/gen/vdiv-minmax-sse-x4.c",
971 "src/f32-vbinary/gen/vdiv-minmax-sse-x8.c",
972 "src/f32-vbinary/gen/vdivc-minmax-sse-x4.c",
973 "src/f32-vbinary/gen/vdivc-minmax-sse-x8.c",
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]974 "src/f32-vbinary/gen/vmax-sse-x4.c",
975 "src/f32-vbinary/gen/vmax-sse-x8.c",
976 "src/f32-vbinary/gen/vmaxc-sse-x4.c",
977 "src/f32-vbinary/gen/vmaxc-sse-x8.c",
978 "src/f32-vbinary/gen/vmin-sse-x4.c",
979 "src/f32-vbinary/gen/vmin-sse-x8.c",
980 "src/f32-vbinary/gen/vminc-sse-x4.c",
981 "src/f32-vbinary/gen/vminc-sse-x8.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]982 "src/f32-vbinary/gen/vmul-minmax-sse-x4.c",
983 "src/f32-vbinary/gen/vmul-minmax-sse-x8.c",
984 "src/f32-vbinary/gen/vmulc-minmax-sse-x4.c",
985 "src/f32-vbinary/gen/vmulc-minmax-sse-x8.c",
986 "src/f32-vbinary/gen/vrdivc-minmax-sse-x4.c",
987 "src/f32-vbinary/gen/vrdivc-minmax-sse-x8.c",
988 "src/f32-vbinary/gen/vrsubc-minmax-sse-x4.c",
989 "src/f32-vbinary/gen/vrsubc-minmax-sse-x8.c",
990 "src/f32-vbinary/gen/vsub-minmax-sse-x4.c",
991 "src/f32-vbinary/gen/vsub-minmax-sse-x8.c",
992 "src/f32-vbinary/gen/vsubc-minmax-sse-x4.c",
993 "src/f32-vbinary/gen/vsubc-minmax-sse-x8.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]994 "src/f32-vmulcaddc/gen/c4-minmax-sse-2x.c",
995 "src/f32-vmulcaddc/gen/c8-minmax-sse-2x.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]996 "src/x32-packx/x4-sse.c",
997]
998
999SSE2_UKERNELS = [
Marat Dukhan329da642019-11-19 21:44:39 -0800[diff] [blame]1000 "src/f32-argmaxpool/9p8x-sse2-c4.c",
1001 "src/f32-argmaxpool/4x-sse2-c4.c",
1002 "src/f32-argmaxpool/9x-sse2-c4.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1003 "src/f32-prelu/gen/sse2-2x4.c",
1004 "src/f32-prelu/gen/sse2-2x8.c",
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]1005 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x4.c",
1006 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x8.c",
1007 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x8-acc2.c",
1008 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x12.c",
1009 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc2.c",
1010 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc3.c",
1011 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x16.c",
1012 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x16-acc2.c",
1013 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x16-acc4.c",
1014 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x20.c",
1015 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc2.c",
1016 "src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc5.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1017 "src/f32-sigmoid/gen/sse2-p5-div-x4.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1018 "src/f32-sigmoid/gen/sse2-p5-div-x8.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1019 "src/f32-sigmoid/gen/sse2-p5-div-x12.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1020 "src/f32-sigmoid/gen/sse2-p5-div-x16.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1021 "src/f32-sigmoid/gen/sse2-p5-div-x20.c",
1022 "src/f32-sigmoid/gen/sse2-p5-div-x24.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1023 "src/q8-avgpool/9p8x-minmax-sse2-c8.c",
1024 "src/q8-avgpool/9x-minmax-sse2-c8.c",
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]1025 "src/q8-igemm/4x4c2-minmax-sse2.c",
1026 "src/q8-dwconv/up8x9-minmax-sse2.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1027 "src/q8-gavgpool/7p7x-minmax-sse2-c8.c",
1028 "src/q8-gavgpool/7x-minmax-sse2-c8.c",
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]1029 "src/q8-gemm/2x4c8-minmax-sse2.c",
1030 "src/q8-gemm/4x4c2-minmax-sse2.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1031 "src/q8-vadd/minmax-sse2.c",
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]1032 "src/u8-clamp/sse2-x64.c",
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1033 "src/u8-maxpool/9p8x-minmax-sse2-c16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1034 "src/u8-rmax/sse2.c",
1035 "src/x32-pad/x2-sse2.c",
1036 "src/x32-zip/x2-sse2.c",
1037 "src/x32-zip/x3-sse2.c",
1038 "src/x32-zip/x4-sse2.c",
1039 "src/x32-zip/xm-sse2.c",
1040 "src/x8-zip/x2-sse2.c",
1041 "src/x8-zip/x3-sse2.c",
1042 "src/x8-zip/x4-sse2.c",
1043 "src/x8-zip/xm-sse2.c",
Marat Dukhanffd68402019-11-15 15:19:11 -0800[diff] [blame]1044 "src/math/exp-sse2-p5.c",
1045 "src/math/expminus-sse2-p5.c",
Marat Dukhan80bafd22019-11-18 10:16:01 -0800[diff] [blame]1046 "src/math/sigmoid-sse2-p5-div.c",
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]1047 "src/requantization/precise-sse2.c",
1048 "src/requantization/fp32-sse2.c",
1049 "src/requantization/q31-sse2.c",
1050 "src/requantization/gemmlowp-sse2.c",
1051]
1052
1053SSSE3_UKERNELS = [
1054 "src/requantization/precise-ssse3.c",
1055 "src/requantization/q31-ssse3.c",
1056 "src/requantization/gemmlowp-ssse3.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1057]
1058
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]1059SSE41_UKERNELS = [
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1060 "src/f32-prelu/gen/sse41-2x4.c",
1061 "src/f32-prelu/gen/sse41-2x8.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1062 "src/f32-sigmoid/gen/sse41-p5-div-x4.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1063 "src/f32-sigmoid/gen/sse41-p5-div-x8.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1064 "src/f32-sigmoid/gen/sse41-p5-div-x12.c",
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1065 "src/f32-sigmoid/gen/sse41-p5-div-x16.c",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1066 "src/f32-sigmoid/gen/sse41-p5-div-x20.c",
1067 "src/f32-sigmoid/gen/sse41-p5-div-x24.c",
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]1068 "src/requantization/precise-sse4.c",
1069 "src/requantization/q31-sse4.c",
1070 "src/requantization/gemmlowp-sse4.c",
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]1071]
1072
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1073AVX_UKERNELS = [
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]1074 "src/f32-clamp/gen/avx-x8.c",
1075 "src/f32-clamp/gen/avx-x16.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1076 "src/f32-dwconv/gen/up16x4-minmax-avx-acc2.c",
1077 "src/f32-dwconv/gen/up16x4-minmax-avx.c",
1078 "src/f32-dwconv/gen/up8x4-minmax-avx-acc2.c",
1079 "src/f32-dwconv/gen/up8x4-minmax-avx.c",
1080 "src/f32-dwconv/gen/up16x9-minmax-avx-acc2.c",
1081 "src/f32-dwconv/gen/up16x9-minmax-avx.c",
1082 "src/f32-dwconv/gen/up8x9-minmax-avx-acc2.c",
1083 "src/f32-dwconv/gen/up8x9-minmax-avx.c",
1084 "src/f32-dwconv/gen/up16x25-minmax-avx-acc2.c",
1085 "src/f32-dwconv/gen/up16x25-minmax-avx.c",
1086 "src/f32-dwconv/gen/up8x25-minmax-avx-acc2.c",
1087 "src/f32-dwconv/gen/up8x25-minmax-avx.c",
1088 "src/f32-gemm/gen/1x8-minmax-avx-broadcast.c",
1089 "src/f32-gemm/gen/4x8-minmax-avx-broadcast.c",
1090 "src/f32-gemm/gen/5x8-minmax-avx-broadcast.c",
1091 "src/f32-gemm/gen/6x8-minmax-avx-broadcast.c",
1092 "src/f32-gemm/gen/7x8-minmax-avx-broadcast.c",
1093 "src/f32-gemm/gen/1x16-minmax-avx-broadcast.c",
1094 "src/f32-gemm/gen/3x16-minmax-avx-broadcast.c",
1095 "src/f32-gemm/gen/4x16-minmax-avx-broadcast.c",
1096 "src/f32-gemm/gen/5x16-minmax-avx-broadcast.c",
1097 "src/f32-gemm/gen-inc/1x8inc-minmax-avx-broadcast.c",
1098 "src/f32-gemm/gen-inc/4x8inc-minmax-avx-broadcast.c",
1099 "src/f32-gemm/gen-inc/5x8inc-minmax-avx-broadcast.c",
1100 "src/f32-gemm/gen-inc/6x8inc-minmax-avx-broadcast.c",
1101 "src/f32-gemm/gen-inc/7x8inc-minmax-avx-broadcast.c",
1102 "src/f32-gemm/gen-inc/1x16inc-minmax-avx-broadcast.c",
1103 "src/f32-gemm/gen-inc/3x16inc-minmax-avx-broadcast.c",
1104 "src/f32-gemm/gen-inc/4x16inc-minmax-avx-broadcast.c",
1105 "src/f32-gemm/gen-inc/5x16inc-minmax-avx-broadcast.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]1106 "src/f32-hswish/gen/avx-x8.c",
1107 "src/f32-hswish/gen/avx-x16.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1108 "src/f32-igemm/gen/1x8-minmax-avx-broadcast.c",
1109 "src/f32-igemm/gen/4x8-minmax-avx-broadcast.c",
1110 "src/f32-igemm/gen/5x8-minmax-avx-broadcast.c",
1111 "src/f32-igemm/gen/6x8-minmax-avx-broadcast.c",
1112 "src/f32-igemm/gen/7x8-minmax-avx-broadcast.c",
1113 "src/f32-igemm/gen/1x16-minmax-avx-broadcast.c",
1114 "src/f32-igemm/gen/3x16-minmax-avx-broadcast.c",
1115 "src/f32-igemm/gen/4x16-minmax-avx-broadcast.c",
1116 "src/f32-igemm/gen/5x16-minmax-avx-broadcast.c",
Marat Dukhan90eca0a2020-03-11 00:52:23 -0700[diff] [blame]1117 "src/f32-prelu/gen/avx-2x8.c",
1118 "src/f32-prelu/gen/avx-2x16.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1119 "src/f32-rmax/avx.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1120 "src/f32-vbinary/gen/vadd-minmax-avx-x8.c",
1121 "src/f32-vbinary/gen/vadd-minmax-avx-x16.c",
1122 "src/f32-vbinary/gen/vaddc-minmax-avx-x8.c",
1123 "src/f32-vbinary/gen/vaddc-minmax-avx-x16.c",
1124 "src/f32-vbinary/gen/vdiv-minmax-avx-x8.c",
1125 "src/f32-vbinary/gen/vdiv-minmax-avx-x16.c",
1126 "src/f32-vbinary/gen/vdivc-minmax-avx-x8.c",
1127 "src/f32-vbinary/gen/vdivc-minmax-avx-x16.c",
Marat Dukhan9a88efe2019-12-10 15:54:24 -0800[diff] [blame]1128 "src/f32-vbinary/gen/vmax-avx-x8.c",
1129 "src/f32-vbinary/gen/vmax-avx-x16.c",
1130 "src/f32-vbinary/gen/vmaxc-avx-x8.c",
1131 "src/f32-vbinary/gen/vmaxc-avx-x16.c",
1132 "src/f32-vbinary/gen/vmin-avx-x8.c",
1133 "src/f32-vbinary/gen/vmin-avx-x16.c",
1134 "src/f32-vbinary/gen/vminc-avx-x8.c",
1135 "src/f32-vbinary/gen/vminc-avx-x16.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1136 "src/f32-vbinary/gen/vmul-minmax-avx-x8.c",
1137 "src/f32-vbinary/gen/vmul-minmax-avx-x16.c",
1138 "src/f32-vbinary/gen/vmulc-minmax-avx-x8.c",
1139 "src/f32-vbinary/gen/vmulc-minmax-avx-x16.c",
1140 "src/f32-vbinary/gen/vrdivc-minmax-avx-x8.c",
1141 "src/f32-vbinary/gen/vrdivc-minmax-avx-x16.c",
1142 "src/f32-vbinary/gen/vrsubc-minmax-avx-x8.c",
1143 "src/f32-vbinary/gen/vrsubc-minmax-avx-x16.c",
1144 "src/f32-vbinary/gen/vsub-minmax-avx-x8.c",
1145 "src/f32-vbinary/gen/vsub-minmax-avx-x16.c",
1146 "src/f32-vbinary/gen/vsubc-minmax-avx-x8.c",
1147 "src/f32-vbinary/gen/vsubc-minmax-avx-x16.c",
Marat Dukhan05ac8e32019-10-21 15:39:33 -0700[diff] [blame]1148 "src/f32-vscale/avx-unroll32.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1149]
1150
Marat Dukhanfda12b82019-11-21 12:27:59 -0800[diff] [blame]1151FMA3_UKERNELS = [
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1152 "src/f32-dwconv/gen/up16x4-minmax-fma3-acc2.c",
1153 "src/f32-dwconv/gen/up16x4-minmax-fma3.c",
1154 "src/f32-dwconv/gen/up8x4-minmax-fma3-acc2.c",
1155 "src/f32-dwconv/gen/up8x4-minmax-fma3.c",
1156 "src/f32-dwconv/gen/up16x9-minmax-fma3-acc2.c",
1157 "src/f32-dwconv/gen/up16x9-minmax-fma3.c",
1158 "src/f32-dwconv/gen/up8x9-minmax-fma3-acc2.c",
1159 "src/f32-dwconv/gen/up8x9-minmax-fma3.c",
1160 "src/f32-dwconv/gen/up16x25-minmax-fma3-acc2.c",
1161 "src/f32-dwconv/gen/up16x25-minmax-fma3.c",
1162 "src/f32-dwconv/gen/up8x25-minmax-fma3-acc2.c",
1163 "src/f32-dwconv/gen/up8x25-minmax-fma3.c",
1164 "src/f32-gemm/gen/1x8-minmax-fma3-broadcast.c",
1165 "src/f32-gemm/gen/4x8-minmax-fma3-broadcast.c",
1166 "src/f32-gemm/gen/5x8-minmax-fma3-broadcast.c",
1167 "src/f32-gemm/gen/6x8-minmax-fma3-broadcast.c",
1168 "src/f32-gemm/gen/7x8-minmax-fma3-broadcast.c",
1169 "src/f32-gemm/gen/8x8-minmax-fma3-broadcast.c",
1170 "src/f32-gemm/gen/1x16-minmax-fma3-broadcast.c",
1171 "src/f32-gemm/gen/3x16-minmax-fma3-broadcast.c",
1172 "src/f32-gemm/gen/4x16-minmax-fma3-broadcast.c",
1173 "src/f32-gemm/gen/5x16-minmax-fma3-broadcast.c",
1174 "src/f32-gemm/gen/1x16s4-minmax-fma3-broadcast.c",
1175 "src/f32-gemm/gen/3x16s4-minmax-fma3-broadcast.c",
1176 "src/f32-gemm/gen/4x16s4-minmax-fma3-broadcast.c",
1177 "src/f32-gemm/gen/5x16s4-minmax-fma3-broadcast.c",
1178 "src/f32-gemm/gen-inc/1x8inc-minmax-fma3-broadcast.c",
1179 "src/f32-gemm/gen-inc/4x8inc-minmax-fma3-broadcast.c",
1180 "src/f32-gemm/gen-inc/5x8inc-minmax-fma3-broadcast.c",
1181 "src/f32-gemm/gen-inc/6x8inc-minmax-fma3-broadcast.c",
1182 "src/f32-gemm/gen-inc/7x8inc-minmax-fma3-broadcast.c",
1183 "src/f32-gemm/gen-inc/8x8inc-minmax-fma3-broadcast.c",
1184 "src/f32-gemm/gen-inc/1x16inc-minmax-fma3-broadcast.c",
1185 "src/f32-gemm/gen-inc/3x16inc-minmax-fma3-broadcast.c",
1186 "src/f32-gemm/gen-inc/4x16inc-minmax-fma3-broadcast.c",
1187 "src/f32-gemm/gen-inc/5x16inc-minmax-fma3-broadcast.c",
1188 "src/f32-gemm/gen-inc/1x16s4inc-minmax-fma3-broadcast.c",
1189 "src/f32-gemm/gen-inc/3x16s4inc-minmax-fma3-broadcast.c",
1190 "src/f32-gemm/gen-inc/4x16s4inc-minmax-fma3-broadcast.c",
1191 "src/f32-gemm/gen-inc/5x16s4inc-minmax-fma3-broadcast.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]1192 "src/f32-hswish/gen/fma3-x8.c",
1193 "src/f32-hswish/gen/fma3-x16.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1194 "src/f32-igemm/gen/1x8-minmax-fma3-broadcast.c",
1195 "src/f32-igemm/gen/4x8-minmax-fma3-broadcast.c",
1196 "src/f32-igemm/gen/5x8-minmax-fma3-broadcast.c",
1197 "src/f32-igemm/gen/6x8-minmax-fma3-broadcast.c",
1198 "src/f32-igemm/gen/7x8-minmax-fma3-broadcast.c",
1199 "src/f32-igemm/gen/8x8-minmax-fma3-broadcast.c",
1200 "src/f32-igemm/gen/1x16-minmax-fma3-broadcast.c",
1201 "src/f32-igemm/gen/3x16-minmax-fma3-broadcast.c",
1202 "src/f32-igemm/gen/4x16-minmax-fma3-broadcast.c",
1203 "src/f32-igemm/gen/5x16-minmax-fma3-broadcast.c",
1204 "src/f32-igemm/gen/1x16s4-minmax-fma3-broadcast.c",
1205 "src/f32-igemm/gen/3x16s4-minmax-fma3-broadcast.c",
1206 "src/f32-igemm/gen/4x16s4-minmax-fma3-broadcast.c",
1207 "src/f32-igemm/gen/5x16s4-minmax-fma3-broadcast.c",
Marat Dukhanfda12b82019-11-21 12:27:59 -0800[diff] [blame]1208]
1209
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1210AVX2_UKERNELS = [
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]1211 "src/f32-raddexpminusmax/gen/avx2-p5-x64.c",
1212 "src/f32-raddexpminusmax/gen/avx2-p5-x64-acc2.c",
1213 "src/f32-raddexpminusmax/gen/avx2-p5-x64-acc4.c",
1214 "src/f32-raddexpminusmax/gen/avx2-p5-x72.c",
1215 "src/f32-raddexpminusmax/gen/avx2-p5-x72-acc3.c",
1216 "src/f32-raddexpminusmax/gen/avx2-p5-x80.c",
1217 "src/f32-raddexpminusmax/gen/avx2-p5-x80-acc2.c",
1218 "src/f32-raddexpminusmax/gen/avx2-p5-x80-acc5.c",
1219 "src/f32-raddexpminusmax/gen/avx2-p5-x96.c",
1220 "src/f32-raddexpminusmax/gen/avx2-p5-x96-acc2.c",
1221 "src/f32-raddexpminusmax/gen/avx2-p5-x96-acc3.c",
1222 "src/f32-raddexpminusmax/gen/avx2-p5-x96-acc6.c",
1223 "src/f32-raddextexp/gen/avx2-p5-x64.c",
1224 "src/f32-raddextexp/gen/avx2-p5-x64-acc2.c",
1225 "src/f32-raddextexp/gen/avx2-p5-x64-acc4.c",
1226 "src/f32-raddextexp/gen/avx2-p5-x72.c",
1227 "src/f32-raddextexp/gen/avx2-p5-x72-acc3.c",
1228 "src/f32-raddextexp/gen/avx2-p5-x80.c",
1229 "src/f32-raddextexp/gen/avx2-p5-x80-acc2.c",
1230 "src/f32-raddextexp/gen/avx2-p5-x80-acc5.c",
1231 "src/f32-raddextexp/gen/avx2-p5-x96.c",
1232 "src/f32-raddextexp/gen/avx2-p5-x96-acc2.c",
1233 "src/f32-raddextexp/gen/avx2-p5-x96-acc3.c",
1234 "src/f32-raddextexp/gen/avx2-p5-x96-acc6.c",
1235 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x64.c",
1236 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x64-acc2.c",
1237 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x64-acc4.c",
1238 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x72.c",
1239 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x72-acc3.c",
1240 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x80.c",
1241 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x80-acc2.c",
1242 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x80-acc5.c",
1243 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96.c",
1244 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc2.c",
1245 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc3.c",
1246 "src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc6.c",
Marat Dukhanfa0a4322020-01-06 16:14:29 -0800[diff] [blame]1247 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x8.c",
1248 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x16.c",
1249 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x24.c",
1250 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x32.c",
1251 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x40.c",
1252 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x48.c",
1253 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x56.c",
1254 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x64.c",
1255 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x72.c",
1256 "src/f32-sigmoid/gen/avx2-rr1-p5-div-x80.c",
1257 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x8.c",
1258 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x16.c",
1259 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x24.c",
1260 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x32.c",
1261 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x40.c",
1262 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x48.c",
1263 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x56.c",
1264 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x64.c",
1265 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x72.c",
1266 "src/f32-sigmoid/gen/avx2-rr1-p5-nr1fma-x80.c",
1267 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x8.c",
1268 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x16.c",
1269 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x24.c",
1270 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x32.c",
1271 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x40.c",
1272 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x48.c",
1273 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x56.c",
1274 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x64.c",
1275 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x72.c",
1276 "src/f32-sigmoid/gen/avx2-rr1-p5-nr2fma-x80.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]1277 "src/f32-vscaleexpminusmax/gen/avx2-p5-x8.c",
1278 "src/f32-vscaleexpminusmax/gen/avx2-p5-x16.c",
1279 "src/f32-vscaleexpminusmax/gen/avx2-p5-x24.c",
1280 "src/f32-vscaleexpminusmax/gen/avx2-p5-x32.c",
1281 "src/f32-vscaleexpminusmax/gen/avx2-p5-x40.c",
1282 "src/f32-vscaleexpminusmax/gen/avx2-p5-x48.c",
1283 "src/f32-vscaleexpminusmax/gen/avx2-p5-x56.c",
1284 "src/f32-vscaleexpminusmax/gen/avx2-p5-x64.c",
1285 "src/f32-vscaleexpminusmax/gen/avx2-p5-x72.c",
1286 "src/f32-vscaleexpminusmax/gen/avx2-p5-x80.c",
1287 "src/f32-vscaleexpminusmax/gen/avx2-p5-x88.c",
1288 "src/f32-vscaleexpminusmax/gen/avx2-p5-x96.c",
1289 "src/f32-vscaleextexp/gen/avx2-p5-x8.c",
1290 "src/f32-vscaleextexp/gen/avx2-p5-x16.c",
1291 "src/f32-vscaleextexp/gen/avx2-p5-x24.c",
1292 "src/f32-vscaleextexp/gen/avx2-p5-x32.c",
1293 "src/f32-vscaleextexp/gen/avx2-p5-x40.c",
1294 "src/f32-vscaleextexp/gen/avx2-p5-x48.c",
1295 "src/f32-vscaleextexp/gen/avx2-p5-x56.c",
1296 "src/f32-vscaleextexp/gen/avx2-p5-x64.c",
1297 "src/f32-vscaleextexp/gen/avx2-p5-x72.c",
1298 "src/f32-vscaleextexp/gen/avx2-p5-x80.c",
1299 "src/f32-vscaleextexp/gen/avx2-p5-x88.c",
1300 "src/f32-vscaleextexp/gen/avx2-p5-x96.c",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1301 "src/math/exp-avx2-p5.c",
1302 "src/math/exp-avx2-perm-p3.c",
1303 "src/math/exp-avx2-perm-p4.c",
Marat Dukhan515c9772019-10-17 18:07:57 -0700[diff] [blame]1304 "src/math/expminus-avx2-p5.c",
Marat Dukhan98ba4412019-10-23 02:14:28 -0700[diff] [blame]1305 "src/math/extexp-avx2-p5.c",
Marat Dukhan72416002020-01-05 21:53:19 -0800[diff] [blame]1306 "src/math/sigmoid-avx2-rr2-p5-div.c",
1307 "src/math/sigmoid-avx2-rr1-p5-div.c",
1308 "src/math/sigmoid-avx2-rr2-p5-nr2fma.c",
1309 "src/math/sigmoid-avx2-rr1-p5-nr2fma.c",
1310 "src/math/sigmoid-avx2-rr2-p5-nr1fma.c",
1311 "src/math/sigmoid-avx2-rr1-p5-nr1fma.c",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1312]
1313
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1314AVX512F_UKERNELS = [
Marat Dukhan5c5fa962020-03-10 18:38:33 -0700[diff] [blame]1315 "src/f32-clamp/gen/avx512f-x16.c",
1316 "src/f32-clamp/gen/avx512f-x32.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1317 "src/f32-dwconv/gen/up32x4-minmax-avx512f-acc2.c",
1318 "src/f32-dwconv/gen/up32x4-minmax-avx512f.c",
1319 "src/f32-dwconv/gen/up16x4-minmax-avx512f-acc2.c",
1320 "src/f32-dwconv/gen/up16x4-minmax-avx512f.c",
1321 "src/f32-dwconv/gen/up32x9-minmax-avx512f-acc2.c",
1322 "src/f32-dwconv/gen/up32x9-minmax-avx512f.c",
1323 "src/f32-dwconv/gen/up16x9-minmax-avx512f-acc2.c",
1324 "src/f32-dwconv/gen/up16x9-minmax-avx512f.c",
1325 "src/f32-dwconv/gen/up32x25-minmax-avx512f-acc2.c",
1326 "src/f32-dwconv/gen/up32x25-minmax-avx512f.c",
1327 "src/f32-dwconv/gen/up16x25-minmax-avx512f-acc2.c",
1328 "src/f32-dwconv/gen/up16x25-minmax-avx512f.c",
1329 "src/f32-gemm/gen/1x16-minmax-avx512f-broadcast.c",
1330 "src/f32-gemm/gen/4x16-minmax-avx512f-broadcast.c",
1331 "src/f32-gemm/gen/5x16-minmax-avx512f-broadcast.c",
1332 "src/f32-gemm/gen/6x16-minmax-avx512f-broadcast.c",
1333 "src/f32-gemm/gen/7x16-minmax-avx512f-broadcast.c",
1334 "src/f32-gemm/gen/8x16-minmax-avx512f-broadcast.c",
1335 "src/f32-gemm/gen-inc/1x16inc-minmax-avx512f-broadcast.c",
1336 "src/f32-gemm/gen-inc/4x16inc-minmax-avx512f-broadcast.c",
1337 "src/f32-gemm/gen-inc/5x16inc-minmax-avx512f-broadcast.c",
1338 "src/f32-gemm/gen-inc/6x16inc-minmax-avx512f-broadcast.c",
1339 "src/f32-gemm/gen-inc/7x16inc-minmax-avx512f-broadcast.c",
1340 "src/f32-gemm/gen-inc/8x16inc-minmax-avx512f-broadcast.c",
Marat Dukhan662faa02019-12-09 22:48:16 -0800[diff] [blame]1341 "src/f32-hswish/gen/avx512f-x16.c",
1342 "src/f32-hswish/gen/avx512f-x32.c",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1343 "src/f32-igemm/gen/1x16-minmax-avx512f-broadcast.c",
1344 "src/f32-igemm/gen/4x16-minmax-avx512f-broadcast.c",
1345 "src/f32-igemm/gen/5x16-minmax-avx512f-broadcast.c",
1346 "src/f32-igemm/gen/6x16-minmax-avx512f-broadcast.c",
1347 "src/f32-igemm/gen/7x16-minmax-avx512f-broadcast.c",
1348 "src/f32-igemm/gen/8x16-minmax-avx512f-broadcast.c",
Marat Dukhan90eca0a2020-03-11 00:52:23 -0700[diff] [blame]1349 "src/f32-prelu/gen/avx512f-2x16.c",
1350 "src/f32-prelu/gen/avx512f-2x32.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]1351 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128.c",
1352 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c",
1353 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc4.c",
1354 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144.c",
1355 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c",
1356 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160.c",
1357 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c",
1358 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc5.c",
1359 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192.c",
1360 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c",
1361 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c",
1362 "src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc6.c",
1363 "src/f32-raddextexp/gen/avx512f-p5-scalef-x128.c",
1364 "src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc2.c",
1365 "src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc4.c",
1366 "src/f32-raddextexp/gen/avx512f-p5-scalef-x144.c",
1367 "src/f32-raddextexp/gen/avx512f-p5-scalef-x144-acc3.c",
1368 "src/f32-raddextexp/gen/avx512f-p5-scalef-x160.c",
1369 "src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc2.c",
1370 "src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc5.c",
1371 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192.c",
1372 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc2.c",
1373 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc3.c",
1374 "src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc6.c",
1375 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128.c",
1376 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c",
1377 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128-acc4.c",
1378 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144.c",
1379 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c",
1380 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160.c",
1381 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c",
1382 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160-acc5.c",
1383 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192.c",
1384 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c",
1385 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c",
1386 "src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc6.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1387 "src/f32-rmax/avx512f.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1388 "src/f32-vbinary/gen/vadd-minmax-avx512f-x16.c",
1389 "src/f32-vbinary/gen/vadd-minmax-avx512f-x32.c",
1390 "src/f32-vbinary/gen/vaddc-minmax-avx512f-x16.c",
1391 "src/f32-vbinary/gen/vaddc-minmax-avx512f-x32.c",
1392 "src/f32-vbinary/gen/vdiv-minmax-avx512f-x16.c",
1393 "src/f32-vbinary/gen/vdiv-minmax-avx512f-x32.c",
1394 "src/f32-vbinary/gen/vdivc-minmax-avx512f-x16.c",
1395 "src/f32-vbinary/gen/vdivc-minmax-avx512f-x32.c",
Marat Dukhan9a88efe2019-12-10 15:54:24 -0800[diff] [blame]1396 "src/f32-vbinary/gen/vmax-avx512f-x16.c",
1397 "src/f32-vbinary/gen/vmax-avx512f-x32.c",
1398 "src/f32-vbinary/gen/vmaxc-avx512f-x16.c",
1399 "src/f32-vbinary/gen/vmaxc-avx512f-x32.c",
1400 "src/f32-vbinary/gen/vmin-avx512f-x16.c",
1401 "src/f32-vbinary/gen/vmin-avx512f-x32.c",
1402 "src/f32-vbinary/gen/vminc-avx512f-x16.c",
1403 "src/f32-vbinary/gen/vminc-avx512f-x32.c",
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1404 "src/f32-vbinary/gen/vmul-minmax-avx512f-x16.c",
1405 "src/f32-vbinary/gen/vmul-minmax-avx512f-x32.c",
1406 "src/f32-vbinary/gen/vmulc-minmax-avx512f-x16.c",
1407 "src/f32-vbinary/gen/vmulc-minmax-avx512f-x32.c",
1408 "src/f32-vbinary/gen/vrdivc-minmax-avx512f-x16.c",
1409 "src/f32-vbinary/gen/vrdivc-minmax-avx512f-x32.c",
1410 "src/f32-vbinary/gen/vrsubc-minmax-avx512f-x16.c",
1411 "src/f32-vbinary/gen/vrsubc-minmax-avx512f-x32.c",
1412 "src/f32-vbinary/gen/vsub-minmax-avx512f-x16.c",
1413 "src/f32-vbinary/gen/vsub-minmax-avx512f-x32.c",
1414 "src/f32-vbinary/gen/vsubc-minmax-avx512f-x16.c",
1415 "src/f32-vbinary/gen/vsubc-minmax-avx512f-x32.c",
Marat Dukhan05ac8e32019-10-21 15:39:33 -0700[diff] [blame]1416 "src/f32-vscale/avx512f-unroll64.c",
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]1417 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x16.c",
1418 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x32.c",
1419 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x48.c",
1420 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x64.c",
1421 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x80.c",
1422 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x96.c",
1423 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x112.c",
1424 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x128.c",
1425 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x144.c",
1426 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x160.c",
1427 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x176.c",
1428 "src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x192.c",
1429 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x16.c",
1430 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x32.c",
1431 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x48.c",
1432 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x64.c",
1433 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x80.c",
1434 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x96.c",
1435 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x112.c",
1436 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x128.c",
1437 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x144.c",
1438 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x160.c",
1439 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x176.c",
1440 "src/f32-vscaleextexp/gen/avx512f-p5-scalef-x192.c",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1441 "src/math/exp-avx512f-p5-scalef.c",
1442 "src/math/exp-avx512f-p5.c",
1443 "src/math/exp-avx512f-perm-p3.c",
Marat Dukhanfeb49232019-10-28 11:03:31 -0700[diff] [blame]1444 "src/math/exp-avx512f-perm2-p2.c",
Marat Dukhan98ba4412019-10-23 02:14:28 -0700[diff] [blame]1445 "src/math/extexp-avx512f-p5.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1446]
1447
1448AARCH32_ASM_UKERNELS = [
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]1449 "src/q8-dwconv/up8x9-minmax-aarch32-neon.S",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1450 "src/f32-gemm/4x8-minmax-aarch32-neon-cortex-a53.S",
1451 "src/f32-gemm/4x8-minmax-aarch32-neon-cortex-a55.S",
1452 "src/f32-gemm/gen/4x8-minmax-aarch32-neon-cortex-a75.S",
1453 "src/f32-gemm/gen/4x8-minmax-aarch32-neon-pld-cortex-a75.S",
1454 "src/f32-gemm/4x8-minmax-aarch32-neon-ld64.S",
1455 "src/f32-igemm/4x8-minmax-aarch32-neon-ld64.S",
1456 "src/f32-igemm/gen/4x8-minmax-aarch32-neon-cortex-a75.S",
1457 "src/f32-igemm/gen/4x8-minmax-aarch32-neon-pld-cortex-a75.S",
1458 "src/f32-igemm/4x8-minmax-aarch32-neon-cortex-a53.S",
1459 "src/f32-igemm/4x8-minmax-aarch32-neon-cortex-a55.S",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1460]
1461
1462AARCH64_ASM_UKERNELS = [
Frank Barchard36b76b62020-04-10 12:39:17 -0700[diff] [blame]1463 "src/f16-gemm/gen/1x16-minmax-aarch64-neonfp16arith-ld32.S",
Frank Barchard683f5592020-04-10 00:48:26 -0700[diff] [blame]1464 "src/f16-gemm/gen/4x16-minmax-aarch64-neonfp16arith-ld32.S",
1465 "src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-ld32.S",
Frank Barchard36b76b62020-04-10 12:39:17 -0700[diff] [blame]1466 "src/f16-gemm/gen-inc/1x16inc-minmax-aarch64-neonfp16arith-ld32.S",
Frank Barchard683f5592020-04-10 00:48:26 -0700[diff] [blame]1467 "src/f16-gemm/gen-inc/4x16inc-minmax-aarch64-neonfp16arith-ld32.S",
1468 "src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-ld32.S",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1469 "src/f32-dwconv/up4x9-minmax-aarch64-neonfma-cortex-a55.S",
1470 "src/f32-dwconv/up4x9-minmax-aarch64-neonfma.S",
Frank Barchard3cb54f92020-04-10 10:46:08 -0700[diff] [blame]1471 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-ld64.S",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1472 "src/f32-gemm/gen/1x12-minmax-aarch64-neonfma-cortex-a53.S",
1473 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a53.S",
1474 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a57.S",
1475 "src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a75.S",
1476 "src/f32-gemm/gen/4x12-minmax-aarch64-neonfma-cortex-a53.S",
1477 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a53.S",
1478 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a55.S",
1479 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a57.S",
1480 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a75.S",
1481 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-ld128.S",
1482 "src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-ld64.S",
1483 "src/f32-gemm/gen/5x8-minmax-aarch64-neonfma-cortex-a57.S",
1484 "src/f32-gemm/gen/5x8-minmax-aarch64-neonfma-cortex-a75.S",
1485 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a53.S",
1486 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a55.S",
1487 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a73.S",
1488 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a57.S",
1489 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a75.S",
1490 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ios.S",
1491 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ld128.S",
1492 "src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ld64.S",
Frank Barchard3cb54f92020-04-10 10:46:08 -0700[diff] [blame]1493 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-ld64.S",
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1494 "src/f32-gemm/gen-inc/1x12inc-minmax-aarch64-neonfma-cortex-a53.S",
1495 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a53.S",
1496 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a57.S",
1497 "src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a75.S",
1498 "src/f32-gemm/gen-inc/4x12inc-minmax-aarch64-neonfma-cortex-a53.S",
1499 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a53.S",
1500 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a55.S",
1501 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a57.S",
1502 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a75.S",
1503 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-ld128.S",
1504 "src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-ld64.S",
1505 "src/f32-gemm/gen-inc/5x8inc-minmax-aarch64-neonfma-cortex-a57.S",
1506 "src/f32-gemm/gen-inc/5x8inc-minmax-aarch64-neonfma-cortex-a75.S",
1507 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a53.S",
1508 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a55.S",
1509 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a73.S",
1510 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a57.S",
1511 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a75.S",
1512 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ios.S",
1513 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ld128.S",
1514 "src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ld64.S",
1515 "src/f32-igemm/1x12-minmax-aarch64-neonfma-cortex-a53.S",
1516 "src/f32-igemm/1x8-minmax-aarch64-neonfma-cortex-a53.S",
1517 "src/f32-igemm/gen/1x8-minmax-aarch64-neonfma-cortex-a57.S",
1518 "src/f32-igemm/gen/1x8-minmax-aarch64-neonfma-cortex-a75.S",
1519 "src/f32-igemm/4x12-minmax-aarch64-neonfma-cortex-a53.S",
1520 "src/f32-igemm/4x8-minmax-aarch64-neonfma-cortex-a53.S",
1521 "src/f32-igemm/4x8-minmax-aarch64-neonfma-cortex-a55.S",
1522 "src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-cortex-a57.S",
1523 "src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-cortex-a75.S",
1524 "src/f32-igemm/gen/5x8-minmax-aarch64-neonfma-cortex-a57.S",
1525 "src/f32-igemm/gen/5x8-minmax-aarch64-neonfma-cortex-a75.S",
1526 "src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a53.S",
1527 "src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a55.S",
1528 "src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a73.S",
1529 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-cortex-a57.S",
1530 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-cortex-a75.S",
1531 "src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-ios.S",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1532]
1533
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]1534INTERNAL_MICROKERNEL_HDRS = [
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]1535 "src/requantization/gemmlowp-requantization.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1536 "src/xnnpack/argmaxpool.h",
1537 "src/xnnpack/avgpool.h",
1538 "src/xnnpack/clamp.h",
1539 "src/xnnpack/common.h",
1540 "src/xnnpack/conv.h",
1541 "src/xnnpack/dwconv.h",
1542 "src/xnnpack/gavgpool.h",
1543 "src/xnnpack/gemm.h",
1544 "src/xnnpack/hswish.h",
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]1545 "src/xnnpack/ibilinear.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1546 "src/xnnpack/igemm.h",
Marat Dukhancfb31342019-12-05 10:42:57 -0800[diff] [blame]1547 "src/xnnpack/intrinsics-polyfill.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1548 "src/xnnpack/lut.h",
1549 "src/xnnpack/math.h",
1550 "src/xnnpack/maxpool.h",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1551 "src/xnnpack/memory.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1552 "src/xnnpack/packx.h",
1553 "src/xnnpack/pad.h",
1554 "src/xnnpack/params.h",
1555 "src/xnnpack/pavgpool.h",
1556 "src/xnnpack/ppmm.h",
1557 "src/xnnpack/prelu.h",
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]1558 "src/xnnpack/raddexpminusmax.h",
Marat Dukhan6f8d4d32019-10-25 17:07:09 -0700[diff] [blame]1559 "src/xnnpack/raddextexp.h",
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]1560 "src/xnnpack/raddstoreexpminusmax.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1561 "src/xnnpack/rmax.h",
1562 "src/xnnpack/scalar-utils.h",
1563 "src/xnnpack/spmm.h",
1564 "src/xnnpack/unpool.h",
1565 "src/xnnpack/vadd.h",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]1566 "src/xnnpack/vbinary.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1567 "src/xnnpack/vmulcaddc.h",
Marat Dukhan05ac8e32019-10-21 15:39:33 -0700[diff] [blame]1568 "src/xnnpack/vscale.h",
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]1569 "src/xnnpack/vscaleexpminusmax.h",
Marat Dukhan6f8d4d32019-10-25 17:07:09 -0700[diff] [blame]1570 "src/xnnpack/vscaleextexp.h",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]1571 "src/xnnpack/vunary.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1572 "src/xnnpack/zip.h",
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]1573]
1574
1575INTERNAL_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1576 "include/xnnpack.h",
1577 "src/xnnpack/allocator.h",
1578 "src/xnnpack/compute.h",
1579 "src/xnnpack/im2col.h",
1580 "src/xnnpack/indirection.h",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1581 "src/xnnpack/math-stubs.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1582 "src/xnnpack/operator.h",
1583 "src/xnnpack/pack.h",
Marat Dukhaneeaa7bd2019-10-25 17:31:25 -0700[diff] [blame]1584 "src/xnnpack/params-init.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1585 "src/xnnpack/requantization-stubs.h",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1586 "src/xnnpack/requantization.h",
Marat Dukhan1d75a542020-02-03 12:23:01 -0800[diff] [blame]1587 "src/xnnpack/subgraph.h",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1588]
1589
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]1590ACCURACY_EVAL_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1591 "src/xnnpack/math-stubs.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1592]
1593
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]1594MICROKERNEL_BENCHMARK_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhaneeaa7bd2019-10-25 17:31:25 -0700[diff] [blame]1595 "src/xnnpack/params-init.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1596 "include/xnnpack.h",
1597]
1598
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]1599MICROKERNEL_TEST_HDRS = INTERNAL_MICROKERNEL_HDRS + [
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1600 "src/xnnpack/isa-checks.h",
Marat Dukhaneeaa7bd2019-10-25 17:31:25 -0700[diff] [blame]1601 "src/xnnpack/params-init.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1602 "src/xnnpack/requantization.h",
1603 "include/xnnpack.h",
1604]
1605
1606OPERATOR_TEST_PARAMS_HDRS = [
1607 "src/xnnpack/params.h",
1608 "src/xnnpack/common.h",
1609]
1610
1611WEIGHTS_PACK_HDRS = [
1612 "src/xnnpack/pack.h",
1613 "src/xnnpack/operator.h",
1614 "src/xnnpack/compute.h",
1615]
1616
Marat Dukhanc8e00eb2019-10-04 14:55:26 -0700[diff] [blame]1617LOGGING_COPTS = select({
1618 # No logging in optimized mode
1619 ":optimized_build": ["-DXNN_LOG_LEVEL=0"],
1620 # Full logging in debug mode
1621 ":debug_build": ["-DXNN_LOG_LEVEL=5"],
1622 # Error-only logging in default (fastbuild) mode
1623 "//conditions:default": ["-DXNN_LOG_LEVEL=2"],
1624})
1625
1626LOGGING_HDRS = [
1627 "src/xnnpack/log.h",
1628]
1629
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1630xnnpack_cc_library(
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1631 name = "tables",
1632 srcs = TABLE_SRCS,
1633 hdrs = INTERNAL_HDRS,
1634 copts = xnnpack_std_copts(),
1635)
1636
1637xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1638 name = "scalar_ukernels",
1639 srcs = SCALAR_UKERNELS,
1640 hdrs = INTERNAL_HDRS,
1641 aarch32_copts = ["-marm"],
1642 copts = xnnpack_std_copts(),
1643 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1644 ":tables",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1645 "@FP16",
1646 "@FXdiv",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1647 "@pthreadpool",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1648 ],
1649)
1650
1651xnnpack_cc_library(
Marat Dukhan436ebe62019-12-04 15:10:12 -0800[diff] [blame]1652 name = "wasm_ukernels",
1653 hdrs = INTERNAL_HDRS,
1654 copts = xnnpack_std_copts(),
1655 wasm_srcs = WASM_UKERNELS,
1656 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1657 ":tables",
Marat Dukhan436ebe62019-12-04 15:10:12 -0800[diff] [blame]1658 "@FP16",
1659 "@FXdiv",
1660 "@pthreadpool",
1661 ],
1662)
1663
1664xnnpack_cc_library(
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1665 name = "psimd_fastmath_ukernels",
1666 srcs = PSIMD_FASTMATH_UKERNELS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1667 hdrs = INTERNAL_HDRS,
1668 aarch32_copts = [
1669 "-marm",
1670 "-mfpu=neon",
1671 ],
1672 copts = xnnpack_std_copts(),
1673 optimized_copts = [
1674 "-O3",
1675 "-ffast-math",
1676 ],
1677 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1678 ":tables",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1679 "@FP16",
1680 "@psimd",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1681 "@pthreadpool",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1682 ],
1683)
1684
1685xnnpack_cc_library(
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1686 name = "psimd_accmath_ukernels",
1687 srcs = PSIMD_ACCMATH_UKERNELS,
1688 hdrs = INTERNAL_HDRS,
1689 aarch32_copts = [
1690 "-marm",
1691 "-mfpu=neon",
1692 ],
1693 copts = xnnpack_std_copts(),
1694 optimized_copts = [
1695 "-O3",
1696 ],
1697 deps = [
1698 ":tables",
1699 "@FP16",
1700 "@psimd",
1701 "@pthreadpool",
1702 ],
1703)
1704
1705xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1706 name = "neon_ukernels",
1707 hdrs = INTERNAL_HDRS,
1708 aarch32_copts = [
1709 "-marm",
1710 "-mfpu=neon",
1711 ],
1712 aarch32_srcs = NEON_UKERNELS,
1713 aarch64_srcs = NEON_UKERNELS,
1714 copts = xnnpack_std_copts(),
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1715 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1716 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1717 "@FP16",
1718 "@pthreadpool",
1719 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1720)
1721
1722xnnpack_cc_library(
1723 name = "neonfma_ukernels",
1724 hdrs = INTERNAL_HDRS,
1725 aarch32_copts = [
1726 "-marm",
1727 "-mfpu=neon-vfpv4",
1728 ],
1729 aarch32_srcs = NEONFMA_UKERNELS,
1730 aarch64_srcs = NEONFMA_UKERNELS + AARCH64_NEONFMA_UKERNELS,
1731 copts = xnnpack_std_copts(),
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1732 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1733 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1734 "@FP16",
1735 "@pthreadpool",
1736 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1737)
1738
1739xnnpack_cc_library(
1740 name = "neonfp16arith_ukernels",
1741 hdrs = INTERNAL_HDRS,
1742 aarch64_copts = ["-march=armv8.2-a+fp16"],
1743 aarch64_srcs = AARCH64_NEONFP16ARITH_UKERNELS,
1744 copts = xnnpack_std_copts(),
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1745 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1746 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1747 "@FP16",
1748 "@pthreadpool",
1749 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1750)
1751
1752xnnpack_cc_library(
1753 name = "sse2_ukernels",
1754 hdrs = INTERNAL_HDRS,
1755 copts = xnnpack_std_copts(),
1756 x86_copts = ["-msse2"],
1757 x86_srcs = SSE_UKERNELS + SSE2_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1758 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1759 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1760 "@FP16",
1761 "@pthreadpool",
1762 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1763)
1764
1765xnnpack_cc_library(
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]1766 name = "ssse3_ukernels",
1767 hdrs = INTERNAL_HDRS,
1768 copts = xnnpack_std_copts(),
1769 x86_copts = ["-mssse3"],
1770 x86_srcs = SSSE3_UKERNELS,
1771 deps = [
1772 ":tables",
1773 "@FP16",
1774 "@pthreadpool",
1775 ],
1776)
1777
1778xnnpack_cc_library(
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]1779 name = "sse41_ukernels",
1780 hdrs = INTERNAL_HDRS,
1781 copts = xnnpack_std_copts(),
1782 x86_copts = ["-msse4.1"],
1783 x86_srcs = SSE41_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1784 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1785 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1786 "@FP16",
1787 "@pthreadpool",
1788 ],
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]1789)
1790
1791xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1792 name = "avx_ukernels",
1793 hdrs = INTERNAL_HDRS,
1794 copts = xnnpack_std_copts(),
1795 x86_copts = ["-mavx"],
1796 x86_srcs = AVX_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1797 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1798 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1799 "@FP16",
1800 "@pthreadpool",
1801 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1802)
1803
1804xnnpack_cc_library(
Marat Dukhanfda12b82019-11-21 12:27:59 -0800[diff] [blame]1805 name = "fma3_ukernels",
1806 hdrs = INTERNAL_HDRS,
1807 copts = xnnpack_std_copts(),
1808 x86_copts = [
1809 "-mfma",
1810 ],
1811 x86_srcs = FMA3_UKERNELS,
1812 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1813 ":tables",
Marat Dukhanfda12b82019-11-21 12:27:59 -0800[diff] [blame]1814 "@FP16",
1815 "@pthreadpool",
1816 ],
1817)
1818
1819xnnpack_cc_library(
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1820 name = "avx2_ukernels",
1821 hdrs = INTERNAL_HDRS,
1822 copts = xnnpack_std_copts(),
1823 x86_copts = [
1824 "-mfma",
1825 "-mavx2",
1826 ],
1827 x86_srcs = AVX2_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1828 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1829 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1830 "@FP16",
1831 "@pthreadpool",
1832 ],
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1833)
1834
1835xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1836 name = "avx512f_ukernels",
1837 hdrs = INTERNAL_HDRS,
1838 copts = xnnpack_std_copts(),
1839 x86_copts = ["-mavx512f"],
1840 x86_srcs = AVX512F_UKERNELS,
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1841 deps = [
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]1842 ":tables",
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1843 "@FP16",
1844 "@pthreadpool",
1845 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1846)
1847
1848xnnpack_cc_library(
1849 name = "asm_ukernels",
1850 hdrs = ["src/xnnpack/assembly.h"],
1851 aarch32_srcs = AARCH32_ASM_UKERNELS,
Frank Barchard683f5592020-04-10 00:48:26 -0700[diff] [blame]1852 aarch64_copts = ["-march=armv8.2-a+fp16"],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1853 aarch64_srcs = AARCH64_ASM_UKERNELS,
1854)
1855
1856xnnpack_aggregate_library(
1857 name = "ukernels",
1858 aarch32_deps = [
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1859 ":psimd_fastmath_ukernels",
1860 ":psimd_accmath_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1861 ":neon_ukernels",
1862 ":neonfma_ukernels",
1863 ":asm_ukernels",
1864 ],
1865 aarch64_deps = [
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1866 ":psimd_fastmath_ukernels",
1867 ":psimd_accmath_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1868 ":neon_ukernels",
1869 ":neonfma_ukernels",
1870 ":neonfp16arith_ukernels",
1871 ":asm_ukernels",
1872 ],
1873 generic_deps = [":scalar_ukernels"],
Marat Dukhan436ebe62019-12-04 15:10:12 -0800[diff] [blame]1874 wasm_deps = [
1875 ":wasm_ukernels",
1876 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1877 wasmsimd_deps = [
Marat Dukhan436ebe62019-12-04 15:10:12 -0800[diff] [blame]1878 ":wasm_ukernels",
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1879 ":psimd_fastmath_ukernels",
1880 ":psimd_accmath_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1881 ],
1882 x86_deps = [
Marat Dukhan8d3c07e2020-01-02 01:20:59 -0800[diff] [blame]1883 ":psimd_fastmath_ukernels",
1884 ":psimd_accmath_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1885 ":sse2_ukernels",
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]1886 ":ssse3_ukernels",
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]1887 ":sse41_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1888 ":avx_ukernels",
Marat Dukhanfda12b82019-11-21 12:27:59 -0800[diff] [blame]1889 ":fma3_ukernels",
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]1890 ":avx2_ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1891 ":avx512f_ukernels",
1892 ],
1893)
1894
1895xnnpack_cc_library(
1896 name = "im2col",
1897 srcs = ["src/im2col.c"],
1898 hdrs = [
1899 "src/xnnpack/common.h",
1900 "src/xnnpack/im2col.h",
1901 ],
1902 copts = xnnpack_std_copts(),
1903)
1904
1905xnnpack_cc_library(
1906 name = "indirection",
1907 srcs = ["src/indirection.c"],
1908 hdrs = INTERNAL_HDRS,
1909 copts = xnnpack_std_copts(),
1910 deps = [
1911 "@FP16",
1912 "@FXdiv",
1913 "@pthreadpool",
1914 ],
1915)
1916
1917xnnpack_cc_library(
1918 name = "operator_run",
1919 srcs = ["src/operator-run.c"],
Marat Dukhanc8e00eb2019-10-04 14:55:26 -0700[diff] [blame]1920 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
Marat Dukhand0cf9bd2020-04-13 20:19:19 -0700[diff] [blame]1921 copts = xnnpack_std_copts() + LOGGING_COPTS + select({
Marat Dukhan05702cf2020-03-26 15:41:33 -0700[diff] [blame]1922 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
1923 "//conditions:default": [],
1924 }),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1925 deps = [
1926 "@FP16",
1927 "@FXdiv",
1928 "@clog",
1929 "@pthreadpool",
1930 ],
1931)
1932
1933cc_library(
1934 name = "enable_assembly",
1935 defines = select({
1936 ":xnn_enable_assembly_explicit_true": ["XNN_ENABLE_ASSEMBLY=1"],
1937 ":xnn_enable_assembly_explicit_false": ["XNN_ENABLE_ASSEMBLY=0"],
Frank Barchard810171d2019-10-10 10:34:51 -0700[diff] [blame]1938 "//conditions:default": ["XNN_ENABLE_ASSEMBLY=1"],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1939 }),
1940)
1941
Marat Dukhancf056b22019-10-07 10:26:29 -0700[diff] [blame]1942xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1943 name = "operators",
1944 srcs = OPERATOR_SRCS + [
Marat Dukhan04f03be2019-11-19 12:36:47 -0800[diff] [blame]1945 "src/memory.c",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1946 "src/operator-delete.c",
Marat Dukhancf056b22019-10-07 10:26:29 -0700[diff] [blame]1947 ],
1948 hdrs = INTERNAL_HDRS + LOGGING_HDRS,
Marat Dukhanc8e00eb2019-10-04 14:55:26 -0700[diff] [blame]1949 copts = xnnpack_std_copts() + LOGGING_COPTS + [
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1950 "-Isrc",
1951 "-Iinclude",
1952 ] + select({
1953 ":debug_build": [],
1954 "//conditions:default": xnnpack_min_size_copts(),
Marat Dukhan05702cf2020-03-26 15:41:33 -0700[diff] [blame]1955 }) + select({
1956 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
1957 "//conditions:default": [],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1958 }),
Marat Dukhancf056b22019-10-07 10:26:29 -0700[diff] [blame]1959 wasm_srcs = ["src/wasm-stubs.c"],
1960 wasmsimd_srcs = ["src/wasm-stubs.c"],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1961 deps = [
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1962 ":indirection",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1963 "@FP16",
1964 "@FXdiv",
1965 "@clog",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]1966 "@pthreadpool",
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]1967 ],
1968)
1969
1970cc_library(
1971 name = "XNNPACK",
1972 srcs = [
1973 "src/init.c",
Marat Dukhanccfdbd12020-02-03 14:27:45 -0800[diff] [blame]1974 "src/runtime.c",
1975 "src/subgraph.c",
1976 "src/tensor.c",
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]1977 ],
1978 copts = xnnpack_std_copts() + LOGGING_COPTS + [
1979 "-Isrc",
1980 "-Iinclude",
1981 ] + select({
1982 ":debug_build": [],
1983 "//conditions:default": xnnpack_min_size_copts(),
Marat Dukhan05702cf2020-03-26 15:41:33 -0700[diff] [blame]1984 }) + select({
1985 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
1986 "//conditions:default": [],
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]1987 }),
1988 includes = ["include"],
1989 linkstatic = True,
1990 textual_hdrs = ["include/xnnpack.h"],
1991 visibility = xnnpack_visibility(),
1992 deps = [
1993 ":enable_assembly",
1994 ":ukernels",
1995 ":operator_run",
1996 ":operators",
1997 "@clog",
1998 "@pthreadpool",
Marat Dukhand343c222019-10-07 09:22:14 -0700[diff] [blame]1999 ] + select({
2000 ":emscripten": [],
2001 "//conditions:default": ["@cpuinfo"],
2002 }),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2003)
2004
2005cc_library(
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2006 name = "xnnpack_operators_nhwc_f32",
2007 srcs = [
2008 "src/init.c",
2009 ],
2010 copts = xnnpack_std_copts() + LOGGING_COPTS + [
2011 "-Isrc",
2012 "-Iinclude",
2013 ] + select({
2014 ":debug_build": [],
2015 "//conditions:default": xnnpack_min_size_copts(),
Marat Dukhan05702cf2020-03-26 15:41:33 -0700[diff] [blame]2016 }) + select({
2017 ":xnn_enable_hmp_explicit_false": ["-DXNN_MAX_UARCH_TYPES=1"],
2018 "//conditions:default": [],
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2019 }),
2020 defines = [
2021 "XNN_NO_Q8_OPERATORS",
2022 "XNN_NO_U8_OPERATORS",
2023 "XNN_NO_X8_OPERATORS",
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]2024 "XNN_NO_NCHW_OPERATORS",
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2025 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2026 includes = ["include"],
2027 linkstatic = True,
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2028 textual_hdrs = ["include/xnnpack.h"],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2029 visibility = xnnpack_visibility(),
2030 deps = [
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2031 ":enable_assembly",
2032 ":ukernels",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2033 ":operator_run",
2034 ":operators",
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2035 "@clog",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2036 "@pthreadpool",
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]2037 ] + select({
2038 ":emscripten": [],
2039 "//conditions:default": ["@cpuinfo"],
2040 }),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2041)
2042
Marat Dukhancf056b22019-10-07 10:26:29 -0700[diff] [blame]2043xnnpack_cc_library(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2044 name = "bench_utils",
2045 srcs = ["bench/utils.cc"],
2046 hdrs = ["bench/utils.h"],
2047 copts = ["-Wno-unused-result"],
Marat Dukhanbad48fe2019-11-04 10:35:22 -0800[diff] [blame]2048 deps = [
2049 "@com_google_benchmark//:benchmark",
2050 "@cpuinfo",
2051 ],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2052)
2053
Frank Barchard7e955972019-10-11 10:34:25 -0700[diff] [blame]2054######################### Benchmarks for micro-kernels #########################
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2055
2056xnnpack_benchmark(
2057 name = "q8_gemm_bench",
2058 srcs = [
2059 "bench/gemm.h",
2060 "bench/q8-gemm.cc",
2061 "src/xnnpack/AlignedAllocator.h",
2062 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2063 copts = ["-Wno-unused-function"] + xnnpack_optional_ruy_copts() + xnnpack_optional_gemmlowp_copts(),
2064 deps = MICROKERNEL_BENCHMARK_DEPS + xnnpack_optional_ruy_deps() + xnnpack_optional_gemmlowp_deps(),
2065)
2066
2067xnnpack_benchmark(
2068 name = "f16_gemm_bench",
2069 srcs = [
2070 "bench/f16-gemm.cc",
2071 "bench/gemm.h",
2072 "src/xnnpack/AlignedAllocator.h",
2073 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2074 copts = ["-Wno-unused-function"],
2075 deps = MICROKERNEL_BENCHMARK_DEPS,
2076)
2077
2078xnnpack_benchmark(
Marat Dukhanbdb56f52020-02-05 21:42:49 -0800[diff] [blame]2079 name = "f16_spmm_bench",
2080 srcs = [
2081 "bench/f16-spmm.cc",
2082 "bench/gemm.h",
2083 "bench/google/gemm.h",
2084 "src/xnnpack/AlignedAllocator.h",
2085 ] + MICROKERNEL_BENCHMARK_HDRS,
2086 copts = ["-Wno-unused-function"],
2087 deps = MICROKERNEL_BENCHMARK_DEPS,
2088)
2089
2090xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2091 name = "f32_igemm_bench",
2092 srcs = [
2093 "bench/f32-igemm.cc",
2094 "bench/conv.h",
2095 "src/xnnpack/AlignedAllocator.h",
2096 ] + MICROKERNEL_BENCHMARK_HDRS,
Frank Barchard7e955972019-10-11 10:34:25 -0700[diff] [blame]2097 deps = MICROKERNEL_BENCHMARK_DEPS + [":indirection"],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2098)
2099
2100xnnpack_benchmark(
2101 name = "f32_conv_hwc_bench",
2102 srcs = [
2103 "bench/f32-conv-hwc.cc",
2104 "bench/dconv.h",
2105 "src/xnnpack/AlignedAllocator.h",
2106 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2107 copts = ["-Wno-unused-function"],
2108 deps = MICROKERNEL_BENCHMARK_DEPS,
2109)
2110
2111xnnpack_benchmark(
Erich Elsen563df5f2019-10-23 08:02:21 -0700[diff] [blame]2112 name = "f32_conv_hwc2spchw_bench",
2113 srcs = [
2114 "bench/f32-conv-hwc2spchw.cc",
2115 "bench/dconv.h",
2116 "src/xnnpack/AlignedAllocator.h",
2117 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2118 copts = ["-Wno-unused-function"],
2119 deps = MICROKERNEL_BENCHMARK_DEPS,
2120)
2121
2122xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2123 name = "f32_dwconv_bench",
2124 srcs = [
2125 "bench/f32-dwconv.cc",
2126 "bench/dwconv.h",
2127 "src/xnnpack/AlignedAllocator.h",
2128 ] + MICROKERNEL_BENCHMARK_HDRS,
2129 deps = MICROKERNEL_BENCHMARK_DEPS + [":indirection"],
2130)
2131
2132xnnpack_benchmark(
2133 name = "f32_dwconv_spchw_bench",
2134 srcs = [
2135 "bench/f32-dwconv-spchw.cc",
2136 "bench/dwconv.h",
2137 "src/xnnpack/AlignedAllocator.h",
2138 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2139 deps = MICROKERNEL_BENCHMARK_DEPS + [":indirection"],
2140)
2141
2142xnnpack_benchmark(
2143 name = "f32_gemm_bench",
2144 srcs = [
2145 "bench/f32-gemm.cc",
2146 "bench/gemm.h",
2147 "src/xnnpack/AlignedAllocator.h",
2148 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2149 copts = ["-Wno-unused-function"] + xnnpack_optional_ruy_copts(),
Frank Barchard7e955972019-10-11 10:34:25 -0700[diff] [blame]2150 deps = MICROKERNEL_BENCHMARK_DEPS + xnnpack_optional_ruy_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2151)
2152
2153xnnpack_benchmark(
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]2154 name = "f32_raddexpminusmax_bench",
2155 srcs = [
2156 "bench/f32-raddexpminusmax.cc",
2157 "src/xnnpack/AlignedAllocator.h",
2158 ] + MICROKERNEL_BENCHMARK_HDRS,
2159 deps = MICROKERNEL_BENCHMARK_DEPS,
2160)
2161
2162xnnpack_benchmark(
2163 name = "f32_raddextexp_bench",
2164 srcs = [
2165 "bench/f32-raddextexp.cc",
2166 "src/xnnpack/AlignedAllocator.h",
2167 ] + MICROKERNEL_BENCHMARK_HDRS,
2168 deps = MICROKERNEL_BENCHMARK_DEPS,
2169)
2170
2171xnnpack_benchmark(
2172 name = "f32_raddstoreexpminusmax_bench",
2173 srcs = [
2174 "bench/f32-raddstoreexpminusmax.cc",
2175 "src/xnnpack/AlignedAllocator.h",
2176 ] + MICROKERNEL_BENCHMARK_HDRS,
2177 deps = MICROKERNEL_BENCHMARK_DEPS,
2178)
2179
2180xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2181 name = "f32_rmax_bench",
2182 srcs = [
2183 "bench/f32-rmax.cc",
2184 "src/xnnpack/AlignedAllocator.h",
2185 ] + MICROKERNEL_BENCHMARK_HDRS,
2186 deps = MICROKERNEL_BENCHMARK_DEPS,
2187)
2188
2189xnnpack_benchmark(
Marat Dukhan14bec502019-11-18 11:35:31 -0800[diff] [blame]2190 name = "f32_sigmoid_bench",
2191 srcs = [
2192 "bench/f32-sigmoid.cc",
2193 "src/xnnpack/AlignedAllocator.h",
2194 ] + MICROKERNEL_BENCHMARK_HDRS,
2195 copts = ["-Wno-unused-function"],
2196 deps = MICROKERNEL_BENCHMARK_DEPS,
2197)
2198
2199xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2200 name = "f32_spmm_bench",
2201 srcs = [
2202 "bench/f32-spmm.cc",
2203 "bench/gemm.h",
2204 "src/xnnpack/AlignedAllocator.h",
2205 ] + MICROKERNEL_BENCHMARK_HDRS,
2206 copts = ["-Wno-unused-function"],
2207 deps = MICROKERNEL_BENCHMARK_DEPS,
2208)
2209
2210xnnpack_benchmark(
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]2211 name = "f32_softmax_bench",
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -0700[diff] [blame]2212 srcs = [
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]2213 "bench/f32-softmax.cc",
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -0700[diff] [blame]2214 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan8d3c6932020-03-06 20:27:27 -0800[diff] [blame]2215 copts = ["-Wno-unused-function"] + xnnpack_optional_dnnl_copts(),
2216 deps = MICROKERNEL_BENCHMARK_DEPS + xnnpack_optional_dnnl_deps(),
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -0700[diff] [blame]2217)
2218
2219xnnpack_benchmark(
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]2220 name = "f32_vscaleexpminusmax_bench",
2221 srcs = [
2222 "bench/f32-vscaleexpminusmax.cc",
2223 "src/xnnpack/AlignedAllocator.h",
2224 ] + MICROKERNEL_BENCHMARK_HDRS,
2225 deps = MICROKERNEL_BENCHMARK_DEPS,
2226)
2227
2228xnnpack_benchmark(
2229 name = "f32_vscaleextexp_bench",
2230 srcs = [
2231 "bench/f32-vscaleextexp.cc",
2232 "src/xnnpack/AlignedAllocator.h",
2233 ] + MICROKERNEL_BENCHMARK_HDRS,
2234 deps = MICROKERNEL_BENCHMARK_DEPS,
2235)
2236
2237xnnpack_benchmark(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2238 name = "f32_im2col_gemm_bench",
2239 srcs = [
2240 "bench/f32-im2col-gemm.cc",
2241 "bench/conv.h",
2242 "src/xnnpack/AlignedAllocator.h",
2243 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_BENCHMARK_HDRS,
2244 deps = MICROKERNEL_BENCHMARK_DEPS + [":im2col"],
2245)
2246
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]2247xnnpack_benchmark(
2248 name = "requantization_bench",
2249 srcs = [
2250 "bench/requantization.cc",
2251 "src/xnnpack/requantization-stubs.h",
2252 "src/xnnpack/AlignedAllocator.h",
2253 ] + MICROKERNEL_BENCHMARK_HDRS,
2254 deps = MICROKERNEL_BENCHMARK_DEPS,
2255)
2256
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2257########################### Benchmarks for operators ###########################
2258
2259xnnpack_benchmark(
2260 name = "add_bench",
2261 srcs = ["bench/add.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2262 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2263)
2264
2265xnnpack_benchmark(
2266 name = "average_pooling_bench",
2267 srcs = ["bench/average-pooling.cc"],
Marat Dukhan7a16d8b2020-03-11 04:22:44 -0700[diff] [blame]2268 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2269 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2270)
2271
2272xnnpack_benchmark(
2273 name = "channel_shuffle_bench",
2274 srcs = ["bench/channel-shuffle.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2275 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2276)
2277
2278xnnpack_benchmark(
2279 name = "convolution_bench",
2280 srcs = ["bench/convolution.cc"],
2281 copts = xnnpack_optional_tflite_copts() + xnnpack_optional_armcl_copts(),
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2282 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps() + xnnpack_optional_armcl_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2283)
2284
2285xnnpack_benchmark(
2286 name = "deconvolution_bench",
2287 srcs = ["bench/deconvolution.cc"],
2288 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2289 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2290)
2291
2292xnnpack_benchmark(
2293 name = "global_average_pooling_bench",
2294 srcs = ["bench/global-average-pooling.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2295 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2296)
2297
2298xnnpack_benchmark(
2299 name = "max_pooling_bench",
2300 srcs = ["bench/max-pooling.cc"],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2301 deps = OPERATOR_BENCHMARK_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2302)
2303
2304xnnpack_benchmark(
2305 name = "sigmoid_bench",
2306 srcs = ["bench/sigmoid.cc"],
Marat Dukhanc3b9e862019-11-17 13:18:54 -0800[diff] [blame]2307 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2308 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2309)
2310
2311xnnpack_benchmark(
Marat Dukhan95b22432019-10-30 16:30:14 -0700[diff] [blame]2312 name = "prelu_bench",
2313 srcs = ["bench/prelu.cc"],
2314 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2315 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan95b22432019-10-30 16:30:14 -0700[diff] [blame]2316)
2317
2318xnnpack_benchmark(
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]2319 name = "softmax_bench",
2320 srcs = ["bench/softmax.cc"],
Marat Dukhan9c0db962020-01-28 12:30:14 -0800[diff] [blame]2321 copts = xnnpack_optional_tflite_copts(),
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]2322 deps = OPERATOR_BENCHMARK_DEPS + xnnpack_optional_tflite_deps(),
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2323)
2324
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2325############################# End-to-end benchmarks ############################
2326
2327cc_library(
2328 name = "mobilenet_v1",
2329 srcs = ["models/mobilenet-v1.cc"],
2330 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -0800[diff] [blame]2331 copts = xnnpack_std_cxxopts(),
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2332 linkstatic = True,
2333 deps = [
2334 ":XNNPACK",
2335 "@pthreadpool",
2336 ],
2337)
2338
2339cc_library(
2340 name = "mobilenet_v2",
2341 srcs = ["models/mobilenet-v2.cc"],
2342 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -0800[diff] [blame]2343 copts = xnnpack_std_cxxopts(),
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2344 linkstatic = True,
2345 deps = [
2346 ":XNNPACK",
2347 "@pthreadpool",
2348 ],
2349)
2350
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2351cc_library(
2352 name = "mobilenet_v3_large",
2353 srcs = ["models/mobilenet-v3-large.cc"],
2354 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -0800[diff] [blame]2355 copts = xnnpack_std_cxxopts(),
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2356 linkstatic = True,
2357 deps = [
2358 ":XNNPACK",
2359 "@pthreadpool",
2360 ],
2361)
2362
2363cc_library(
2364 name = "mobilenet_v3_small",
2365 srcs = ["models/mobilenet-v3-small.cc"],
2366 hdrs = ["models/models.h"],
Marat Dukhana84e40b2019-12-11 15:38:03 -0800[diff] [blame]2367 copts = xnnpack_std_cxxopts(),
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2368 linkstatic = True,
2369 deps = [
2370 ":XNNPACK",
2371 "@pthreadpool",
2372 ],
2373)
2374
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2375xnnpack_benchmark(
Marat Dukhanef4416e2019-10-31 13:44:40 -0700[diff] [blame]2376 name = "f32_dwconv_e2e_bench",
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2377 srcs = [
2378 "bench/f32-dwconv-e2e.cc",
2379 "bench/end2end.h",
2380 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhanef4416e2019-10-31 13:44:40 -0700[diff] [blame]2381 copts = ["-Wno-unused-function"],
2382 deps = MICROKERNEL_BENCHMARK_DEPS + [
2383 ":XNNPACK",
2384 ":mobilenet_v1",
2385 ":mobilenet_v2",
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2386 ":mobilenet_v3_large",
2387 ":mobilenet_v3_small",
Marat Dukhanef4416e2019-10-31 13:44:40 -0700[diff] [blame]2388 ],
2389)
2390
2391xnnpack_benchmark(
Marat Dukhan5f18d262019-10-31 10:24:14 -0700[diff] [blame]2392 name = "f32_gemm_e2e_bench",
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2393 srcs = [
2394 "bench/f32-gemm-e2e.cc",
2395 "bench/end2end.h",
2396 ] + MICROKERNEL_BENCHMARK_HDRS,
Marat Dukhan5f18d262019-10-31 10:24:14 -0700[diff] [blame]2397 copts = ["-Wno-unused-function"],
2398 deps = MICROKERNEL_BENCHMARK_DEPS + [
2399 ":XNNPACK",
2400 ":mobilenet_v1",
2401 ":mobilenet_v2",
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2402 ":mobilenet_v3_large",
2403 ":mobilenet_v3_small",
Marat Dukhan5f18d262019-10-31 10:24:14 -0700[diff] [blame]2404 ],
2405)
2406
2407xnnpack_benchmark(
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2408 name = "end2end_bench",
2409 srcs = ["bench/end2end.cc"],
2410 deps = [
2411 ":XNNPACK",
Frank Barchardc712fa42019-10-31 14:00:21 -0700[diff] [blame]2412 ":bench_utils",
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2413 ":mobilenet_v1",
2414 ":mobilenet_v2",
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]2415 ":mobilenet_v3_large",
2416 ":mobilenet_v3_small",
Marat Dukhanc068bb62019-10-04 13:24:39 -0700[diff] [blame]2417 "@pthreadpool",
2418 ],
2419)
2420
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]2421#################### Accuracy evaluation for math functions ####################
2422
2423xnnpack_benchmark(
2424 name = "f32_exp_eval",
2425 srcs = [
2426 "eval/f32-exp.cc",
2427 "src/xnnpack/AlignedAllocator.h",
2428 ] + ACCURACY_EVAL_HDRS,
2429 deps = ACCURACY_EVAL_DEPS,
2430)
2431
Marat Dukhan515c9772019-10-17 18:07:57 -0700[diff] [blame]2432xnnpack_benchmark(
2433 name = "f32_expminus_eval",
2434 srcs = [
2435 "eval/f32-expminus.cc",
2436 "src/xnnpack/AlignedAllocator.h",
2437 ] + ACCURACY_EVAL_HDRS,
2438 deps = ACCURACY_EVAL_DEPS,
2439)
2440
Marat Dukhan98ba4412019-10-23 02:14:28 -0700[diff] [blame]2441xnnpack_benchmark(
2442 name = "f32_extexp_eval",
2443 srcs = [
2444 "eval/f32-extexp.cc",
2445 "src/xnnpack/AlignedAllocator.h",
2446 ] + ACCURACY_EVAL_HDRS,
2447 deps = ACCURACY_EVAL_DEPS,
2448)
2449
Marat Dukhan346a9e52019-11-15 09:06:30 -0800[diff] [blame]2450xnnpack_benchmark(
2451 name = "f32_sigmoid_eval",
2452 srcs = [
2453 "eval/f32-sigmoid.cc",
2454 "src/xnnpack/AlignedAllocator.h",
2455 ] + ACCURACY_EVAL_HDRS,
2456 deps = ACCURACY_EVAL_DEPS,
2457)
2458
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2459######################### Unit tests for micro-kernels #########################
2460
2461xnnpack_unit_test(
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2462 name = "f16_gemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2463 srcs = [
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2464 "test/f16-gemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2465 "test/gemm-microkernel-tester.h",
2466 "src/xnnpack/AlignedAllocator.h",
2467 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2468 deps = MICROKERNEL_TEST_DEPS,
2469)
2470
2471xnnpack_unit_test(
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2472 name = "f16_spmm_minmax_test",
Marat Dukhanbdb56f52020-02-05 21:42:49 -0800[diff] [blame]2473 srcs = [
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2474 "test/f16-spmm-minmax.cc",
Marat Dukhanbdb56f52020-02-05 21:42:49 -0800[diff] [blame]2475 "test/spmm-microkernel-tester.h",
2476 "src/xnnpack/AlignedAllocator.h",
2477 ] + MICROKERNEL_TEST_HDRS,
2478 deps = MICROKERNEL_TEST_DEPS,
2479)
2480
2481xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2482 name = "f32_argmaxpool_test",
2483 srcs = [
2484 "test/f32-argmaxpool.cc",
2485 "test/argmaxpool-microkernel-tester.h",
2486 "src/xnnpack/AlignedAllocator.h",
2487 ] + MICROKERNEL_TEST_HDRS,
2488 deps = MICROKERNEL_TEST_DEPS,
2489)
2490
2491xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2492 name = "f32_avgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2493 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2494 "test/f32-avgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2495 "test/avgpool-microkernel-tester.h",
2496 "src/xnnpack/AlignedAllocator.h",
2497 ] + MICROKERNEL_TEST_HDRS,
2498 deps = MICROKERNEL_TEST_DEPS,
2499)
2500
2501xnnpack_unit_test(
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]2502 name = "f32_ibilinear_test",
Marat Dukhan35dacfb2019-11-07 19:18:16 -0800[diff] [blame]2503 srcs = [
Marat Dukhan660fd192020-03-10 04:55:30 -0700[diff] [blame]2504 "test/f32-ibilinear.cc",
2505 "test/ibilinear-microkernel-tester.h",
Marat Dukhan35dacfb2019-11-07 19:18:16 -0800[diff] [blame]2506 "src/xnnpack/AlignedAllocator.h",
2507 ] + MICROKERNEL_TEST_HDRS,
2508 deps = MICROKERNEL_TEST_DEPS,
2509)
2510
2511xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2512 name = "f32_clamp_test",
2513 srcs = [
2514 "test/f32-clamp.cc",
2515 "test/clamp-microkernel-tester.h",
2516 ] + MICROKERNEL_TEST_HDRS,
2517 deps = MICROKERNEL_TEST_DEPS,
2518)
2519
2520xnnpack_unit_test(
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]2521 name = "f32_igemm_test",
2522 srcs = [
2523 "test/f32-igemm.cc",
2524 "test/gemm-microkernel-tester.h",
2525 "src/xnnpack/AlignedAllocator.h",
2526 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2527 deps = MICROKERNEL_TEST_DEPS,
2528)
2529
2530xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2531 name = "f32_igemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2532 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2533 "test/f32-igemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2534 "test/gemm-microkernel-tester.h",
2535 "src/xnnpack/AlignedAllocator.h",
2536 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2537 deps = MICROKERNEL_TEST_DEPS,
2538)
2539
2540xnnpack_unit_test(
2541 name = "f32_conv_hwc_test",
2542 srcs = [
2543 "test/f32-conv-hwc.cc",
2544 "test/conv-hwc-microkernel-tester.h",
2545 "src/xnnpack/AlignedAllocator.h",
2546 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2547 deps = MICROKERNEL_TEST_DEPS,
2548)
2549
2550xnnpack_unit_test(
2551 name = "f32_conv_hwc2spchw_test",
2552 srcs = [
2553 "test/f32-conv-hwc2spchw.cc",
2554 "test/conv-hwc2spchw-microkernel-tester.h",
2555 "src/xnnpack/AlignedAllocator.h",
2556 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2557 deps = MICROKERNEL_TEST_DEPS,
2558)
2559
2560xnnpack_unit_test(
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]2561 name = "f32_dwconv_test",
2562 srcs = [
2563 "test/f32-dwconv.cc",
2564 "test/dwconv-microkernel-tester.h",
2565 "src/xnnpack/AlignedAllocator.h",
2566 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2567 deps = MICROKERNEL_TEST_DEPS,
2568)
2569
2570xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2571 name = "f32_dwconv_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2572 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2573 "test/f32-dwconv-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2574 "test/dwconv-microkernel-tester.h",
2575 "src/xnnpack/AlignedAllocator.h",
2576 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2577 deps = MICROKERNEL_TEST_DEPS,
2578)
2579
2580xnnpack_unit_test(
2581 name = "f32_dwconv_spchw_test",
2582 srcs = [
2583 "test/f32-dwconv-spchw.cc",
2584 "test/dwconv-spchw-microkernel-tester.h",
2585 "src/xnnpack/AlignedAllocator.h",
2586 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2587 deps = MICROKERNEL_TEST_DEPS,
2588)
2589
2590xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2591 name = "f32_gavgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2592 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2593 "test/f32-gavgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2594 "test/gavgpool-microkernel-tester.h",
2595 "src/xnnpack/AlignedAllocator.h",
2596 ] + MICROKERNEL_TEST_HDRS,
2597 deps = MICROKERNEL_TEST_DEPS,
2598)
2599
2600xnnpack_unit_test(
2601 name = "f32_gavgpool_spchw_test",
2602 srcs = [
2603 "test/f32-gavgpool-spchw.cc",
2604 "test/gavgpool-spchw-microkernel-tester.h",
2605 "src/xnnpack/AlignedAllocator.h",
2606 ] + MICROKERNEL_TEST_HDRS,
2607 deps = MICROKERNEL_TEST_DEPS,
2608)
2609
2610xnnpack_unit_test(
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]2611 name = "f32_gemm_test",
2612 srcs = [
2613 "test/f32-gemm.cc",
2614 "test/gemm-microkernel-tester.h",
2615 "src/xnnpack/AlignedAllocator.h",
2616 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2617 deps = MICROKERNEL_TEST_DEPS,
2618)
2619
2620xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2621 name = "f32_gemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2622 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2623 "test/f32-gemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2624 "test/gemm-microkernel-tester.h",
2625 "src/xnnpack/AlignedAllocator.h",
2626 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2627 deps = MICROKERNEL_TEST_DEPS,
2628)
2629
2630xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2631 name = "f32_gemminc_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2632 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2633 "test/f32-gemminc-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2634 "test/gemm-microkernel-tester.h",
2635 "src/xnnpack/AlignedAllocator.h",
2636 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2637 deps = MICROKERNEL_TEST_DEPS,
2638)
2639
2640xnnpack_unit_test(
2641 name = "f32_hswish_test",
2642 srcs = [
2643 "test/f32-hswish.cc",
2644 "test/hswish-microkernel-tester.h",
2645 ] + MICROKERNEL_TEST_HDRS,
2646 deps = MICROKERNEL_TEST_DEPS,
2647)
2648
2649xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2650 name = "f32_maxpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2651 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2652 "test/f32-maxpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2653 "test/maxpool-microkernel-tester.h",
2654 ] + MICROKERNEL_TEST_HDRS,
2655 deps = MICROKERNEL_TEST_DEPS,
2656)
2657
2658xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2659 name = "f32_pavgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2660 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2661 "test/f32-pavgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2662 "test/avgpool-microkernel-tester.h",
2663 "src/xnnpack/AlignedAllocator.h",
2664 ] + MICROKERNEL_TEST_HDRS,
2665 deps = MICROKERNEL_TEST_DEPS,
2666)
2667
2668xnnpack_unit_test(
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2669 name = "f32_ppmm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2670 srcs = [
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2671 "test/f32-ppmm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2672 "test/gemm-microkernel-tester.h",
2673 "src/xnnpack/AlignedAllocator.h",
2674 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2675 deps = MICROKERNEL_TEST_DEPS,
2676)
2677
2678xnnpack_unit_test(
2679 name = "f32_prelu_test",
2680 srcs = [
2681 "test/f32-prelu.cc",
2682 "test/prelu-microkernel-tester.h",
2683 "src/xnnpack/AlignedAllocator.h",
2684 ] + MICROKERNEL_TEST_HDRS,
2685 deps = MICROKERNEL_TEST_DEPS,
2686)
2687
2688xnnpack_unit_test(
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]2689 name = "f32_raddexpminusmax_test",
2690 srcs = [
2691 "test/f32-raddexpminusmax.cc",
2692 "test/raddexpminusmax-microkernel-tester.h",
2693 ] + MICROKERNEL_TEST_HDRS,
2694 deps = MICROKERNEL_TEST_DEPS,
2695)
2696
2697xnnpack_unit_test(
Marat Dukhan6f8d4d32019-10-25 17:07:09 -0700[diff] [blame]2698 name = "f32_raddextexp_test",
2699 srcs = [
2700 "test/f32-raddextexp.cc",
2701 "test/raddextexp-microkernel-tester.h",
2702 ] + MICROKERNEL_TEST_HDRS,
2703 deps = MICROKERNEL_TEST_DEPS,
2704)
2705
2706xnnpack_unit_test(
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]2707 name = "f32_raddstoreexpminusmax_test",
2708 srcs = [
2709 "test/f32-raddstoreexpminusmax.cc",
2710 "test/raddstoreexpminusmax-microkernel-tester.h",
2711 ] + MICROKERNEL_TEST_HDRS,
2712 deps = MICROKERNEL_TEST_DEPS,
2713)
2714
2715xnnpack_unit_test(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2716 name = "f32_rmax_test",
2717 srcs = [
2718 "test/f32-rmax.cc",
2719 "test/rmax-microkernel-tester.h",
2720 ] + MICROKERNEL_TEST_HDRS,
2721 deps = MICROKERNEL_TEST_DEPS,
2722)
2723
2724xnnpack_unit_test(
Marat Dukhan346a9e52019-11-15 09:06:30 -0800[diff] [blame]2725 name = "f32_sigmoid_test",
2726 srcs = [
2727 "test/f32-sigmoid.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2728 "test/vunary-microkernel-tester.h",
Marat Dukhan346a9e52019-11-15 09:06:30 -0800[diff] [blame]2729 ] + MICROKERNEL_TEST_HDRS,
2730 deps = MICROKERNEL_TEST_DEPS,
2731)
2732
2733xnnpack_unit_test(
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2734 name = "f32_spmm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2735 srcs = [
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2736 "test/f32-spmm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2737 "test/spmm-microkernel-tester.h",
2738 "src/xnnpack/AlignedAllocator.h",
2739 ] + MICROKERNEL_TEST_HDRS,
2740 deps = MICROKERNEL_TEST_DEPS,
2741)
2742
2743xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2744 name = "f32_vadd_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2745 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2746 "test/f32-vadd-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2747 "test/vbinary-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2748 ] + MICROKERNEL_TEST_HDRS,
2749 deps = MICROKERNEL_TEST_DEPS,
2750)
2751
2752xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2753 name = "f32_vaddc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2754 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2755 "test/f32-vaddc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2756 "test/vbinaryc-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2757 ] + MICROKERNEL_TEST_HDRS,
2758 deps = MICROKERNEL_TEST_DEPS,
2759)
2760
2761xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2762 name = "f32_vdiv_minmax_test",
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]2763 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2764 "test/f32-vdiv-minmax.cc",
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]2765 "test/vbinary-microkernel-tester.h",
2766 ] + MICROKERNEL_TEST_HDRS,
2767 deps = MICROKERNEL_TEST_DEPS,
2768)
2769
2770xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2771 name = "f32_vdivc_minmax_test",
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]2772 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2773 "test/f32-vdivc-minmax.cc",
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]2774 "test/vbinaryc-microkernel-tester.h",
2775 ] + MICROKERNEL_TEST_HDRS,
2776 deps = MICROKERNEL_TEST_DEPS,
2777)
2778
2779xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2780 name = "f32_vrdivc_minmax_test",
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]2781 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2782 "test/f32-vrdivc-minmax.cc",
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]2783 "test/vbinaryc-microkernel-tester.h",
2784 ] + MICROKERNEL_TEST_HDRS,
2785 deps = MICROKERNEL_TEST_DEPS,
2786)
2787
2788xnnpack_unit_test(
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]2789 name = "f32_vmax_test",
2790 srcs = [
2791 "test/f32-vmax.cc",
2792 "test/vbinary-microkernel-tester.h",
2793 ] + MICROKERNEL_TEST_HDRS,
2794 deps = MICROKERNEL_TEST_DEPS,
2795)
2796
2797xnnpack_unit_test(
2798 name = "f32_vmaxc_test",
2799 srcs = [
2800 "test/f32-vmaxc.cc",
2801 "test/vbinaryc-microkernel-tester.h",
2802 ] + MICROKERNEL_TEST_HDRS,
2803 deps = MICROKERNEL_TEST_DEPS,
2804)
2805
2806xnnpack_unit_test(
2807 name = "f32_vmin_test",
2808 srcs = [
2809 "test/f32-vmin.cc",
2810 "test/vbinary-microkernel-tester.h",
2811 ] + MICROKERNEL_TEST_HDRS,
2812 deps = MICROKERNEL_TEST_DEPS,
2813)
2814
2815xnnpack_unit_test(
2816 name = "f32_vminc_test",
2817 srcs = [
2818 "test/f32-vminc.cc",
2819 "test/vbinaryc-microkernel-tester.h",
2820 ] + MICROKERNEL_TEST_HDRS,
2821 deps = MICROKERNEL_TEST_DEPS,
2822)
2823
2824xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2825 name = "f32_vmul_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2826 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2827 "test/f32-vmul-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2828 "test/vbinary-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2829 ] + MICROKERNEL_TEST_HDRS,
2830 deps = MICROKERNEL_TEST_DEPS,
2831)
2832
2833xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2834 name = "f32_vmulc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2835 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2836 "test/f32-vmulc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2837 "test/vbinaryc-microkernel-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2838 ] + MICROKERNEL_TEST_HDRS,
2839 deps = MICROKERNEL_TEST_DEPS,
2840)
2841
2842xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2843 name = "f32_vmulcaddc_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2844 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2845 "test/f32-vmulcaddc-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2846 "test/vmulcaddc-microkernel-tester.h",
2847 "src/xnnpack/AlignedAllocator.h",
2848 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2849 deps = MICROKERNEL_TEST_DEPS,
2850)
2851
2852xnnpack_unit_test(
Marat Dukhan05ac8e32019-10-21 15:39:33 -0700[diff] [blame]2853 name = "f32_vscale_test",
2854 srcs = [
2855 "test/f32-vscale.cc",
2856 "test/vscale-microkernel-tester.h",
2857 ] + MICROKERNEL_TEST_HDRS,
2858 deps = MICROKERNEL_TEST_DEPS,
2859)
2860
2861xnnpack_unit_test(
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]2862 name = "f32_vscaleexpminusmax_test",
2863 srcs = [
2864 "test/f32-vscaleexpminusmax.cc",
2865 "test/vscaleexpminusmax-microkernel-tester.h",
2866 ] + MICROKERNEL_TEST_HDRS,
2867 deps = MICROKERNEL_TEST_DEPS,
2868)
2869
2870xnnpack_unit_test(
Marat Dukhan6f8d4d32019-10-25 17:07:09 -0700[diff] [blame]2871 name = "f32_vscaleextexp_test",
2872 srcs = [
2873 "test/f32-vscaleextexp.cc",
2874 "test/vscaleextexp-microkernel-tester.h",
2875 ] + MICROKERNEL_TEST_HDRS,
2876 deps = MICROKERNEL_TEST_DEPS,
2877)
2878
2879xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2880 name = "f32_vsub_minmax_test",
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]2881 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2882 "test/f32-vsub-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2883 "test/vbinary-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2884 ] + MICROKERNEL_TEST_HDRS,
2885 deps = MICROKERNEL_TEST_DEPS,
2886)
2887
2888xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2889 name = "f32_vsubc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2890 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2891 "test/f32-vsubc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2892 "test/vbinaryc-microkernel-tester.h",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2893 ] + MICROKERNEL_TEST_HDRS,
2894 deps = MICROKERNEL_TEST_DEPS,
2895)
2896
2897xnnpack_unit_test(
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2898 name = "f32_vrsubc_minmax_test",
Marat Dukhanc07cb7f2019-11-14 15:32:05 -0800[diff] [blame]2899 srcs = [
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]2900 "test/f32-vrsubc-minmax.cc",
Marat Dukhan1e782c42019-11-21 17:02:40 -0800[diff] [blame]2901 "test/vbinaryc-microkernel-tester.h",
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]2902 ] + MICROKERNEL_TEST_HDRS,
2903 deps = MICROKERNEL_TEST_DEPS,
2904)
2905
2906xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2907 name = "q8_avgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2908 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2909 "test/q8-avgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2910 "test/avgpool-microkernel-tester.h",
2911 "src/xnnpack/AlignedAllocator.h",
2912 ] + MICROKERNEL_TEST_HDRS,
2913 deps = MICROKERNEL_TEST_DEPS,
2914)
2915
2916xnnpack_unit_test(
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2917 name = "q8_igemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2918 srcs = [
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2919 "test/q8-igemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2920 "test/gemm-microkernel-tester.h",
2921 "src/xnnpack/AlignedAllocator.h",
2922 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2923 deps = MICROKERNEL_TEST_DEPS,
2924)
2925
2926xnnpack_unit_test(
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2927 name = "q8_dwconv_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2928 srcs = [
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2929 "test/q8-dwconv-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2930 "test/dwconv-microkernel-tester.h",
2931 "src/xnnpack/AlignedAllocator.h",
2932 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2933 deps = MICROKERNEL_TEST_DEPS,
2934)
2935
2936xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2937 name = "q8_gavgpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2938 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2939 "test/q8-gavgpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2940 "test/gavgpool-microkernel-tester.h",
2941 "src/xnnpack/AlignedAllocator.h",
2942 ] + MICROKERNEL_TEST_HDRS,
2943 deps = MICROKERNEL_TEST_DEPS,
2944)
2945
2946xnnpack_unit_test(
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2947 name = "q8_gemm_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2948 srcs = [
Marat Dukhande06f492020-04-09 00:19:31 -0700[diff] [blame]2949 "test/q8-gemm-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2950 "test/gemm-microkernel-tester.h",
2951 "src/xnnpack/AlignedAllocator.h",
2952 ] + WEIGHTS_PACK_HDRS + MICROKERNEL_TEST_HDRS,
2953 deps = MICROKERNEL_TEST_DEPS,
2954)
2955
2956xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2957 name = "q8_vadd_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2958 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2959 "test/q8-vadd-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2960 "test/vadd-microkernel-tester.h",
2961 ] + MICROKERNEL_TEST_HDRS,
2962 deps = MICROKERNEL_TEST_DEPS,
2963)
2964
2965xnnpack_unit_test(
2966 name = "u8_clamp_test",
2967 srcs = [
2968 "test/u8-clamp.cc",
2969 "test/clamp-microkernel-tester.h",
2970 ] + MICROKERNEL_TEST_HDRS,
2971 deps = MICROKERNEL_TEST_DEPS,
2972)
2973
2974xnnpack_unit_test(
2975 name = "u8_lut32norm_test",
2976 srcs = [
2977 "test/u8-lut32norm.cc",
2978 "test/lut-norm-microkernel-tester.h",
2979 ] + MICROKERNEL_TEST_HDRS,
2980 deps = MICROKERNEL_TEST_DEPS,
2981)
2982
2983xnnpack_unit_test(
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2984 name = "u8_maxpool_minmax_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2985 srcs = [
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2986 "test/u8-maxpool-minmax.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]2987 "test/maxpool-microkernel-tester.h",
2988 ] + MICROKERNEL_TEST_HDRS,
2989 deps = MICROKERNEL_TEST_DEPS,
2990)
2991
2992xnnpack_unit_test(
2993 name = "u8_rmax_test",
2994 srcs = [
2995 "test/u8-rmax.cc",
2996 "test/rmax-microkernel-tester.h",
2997 ] + MICROKERNEL_TEST_HDRS,
2998 deps = MICROKERNEL_TEST_DEPS,
2999)
3000
3001xnnpack_unit_test(
3002 name = "x32_packx_test",
3003 srcs = [
3004 "test/x32-packx.cc",
3005 "test/pack-microkernel-tester.h",
3006 "src/xnnpack/AlignedAllocator.h",
3007 ] + MICROKERNEL_TEST_HDRS,
3008 deps = MICROKERNEL_TEST_DEPS,
3009)
3010
3011xnnpack_unit_test(
3012 name = "x32_pad_test",
3013 srcs = [
3014 "test/x32-pad.cc",
3015 "test/pad-microkernel-tester.h",
3016 ] + MICROKERNEL_TEST_HDRS,
3017 deps = MICROKERNEL_TEST_DEPS,
3018)
3019
3020xnnpack_unit_test(
3021 name = "x32_unpool_test",
3022 srcs = [
3023 "test/x32-unpool.cc",
3024 "test/unpool-microkernel-tester.h",
3025 ] + MICROKERNEL_TEST_HDRS,
3026 deps = MICROKERNEL_TEST_DEPS,
3027)
3028
3029xnnpack_unit_test(
3030 name = "x32_zip_test",
3031 srcs = [
3032 "test/x32-zip.cc",
3033 "test/zip-microkernel-tester.h",
3034 ] + MICROKERNEL_TEST_HDRS,
3035 deps = MICROKERNEL_TEST_DEPS,
3036)
3037
3038xnnpack_unit_test(
3039 name = "x8_lut_test",
3040 srcs = [
3041 "test/x8-lut.cc",
3042 "test/lut-microkernel-tester.h",
3043 ] + MICROKERNEL_TEST_HDRS,
3044 deps = MICROKERNEL_TEST_DEPS,
3045)
3046
3047xnnpack_unit_test(
3048 name = "x8_zip_test",
3049 srcs = [
3050 "test/x8-zip.cc",
3051 "test/zip-microkernel-tester.h",
3052 ] + MICROKERNEL_TEST_HDRS,
3053 deps = MICROKERNEL_TEST_DEPS,
3054)
3055
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]3056xnnpack_unit_test(
3057 name = "requantization_test",
3058 srcs = [
3059 "src/xnnpack/requantization-stubs.h",
3060 "test/requantization.cc",
3061 "test/requantization-tester.h",
3062 ] + MICROKERNEL_TEST_HDRS,
3063 deps = MICROKERNEL_TEST_DEPS,
3064)
3065
Marat Dukhan20c3b922020-03-10 03:45:06 -0700[diff] [blame]3066########################## Size tests for the library #########################
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3067
3068xnnpack_binary(
Marat Dukhan20c3b922020-03-10 03:45:06 -0700[diff] [blame]3069 name = "operator_size_test",
3070 srcs = ["test/operator-size.c"],
Marat Dukhan8fe54e42019-10-10 14:12:59 -0700[diff] [blame]3071 deps = [":xnnpack_operators_nhwc_f32"],
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3072)
3073
Marat Dukhan20c3b922020-03-10 03:45:06 -0700[diff] [blame]3074xnnpack_binary(
3075 name = "subgraph_size_test",
3076 srcs = ["test/subgraph-size.c"],
3077 deps = [":XNNPACK"],
3078)
3079
3080########################### Unit tests for operators ##########################
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3081
3082xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3083 name = "add_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3084 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3085 "test/add-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3086 "test/add-operator-tester.h",
3087 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3088 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3089)
3090
3091xnnpack_unit_test(
Marat Dukhanb1a0fc32019-12-02 19:32:02 -0800[diff] [blame]3092 name = "add_nd_test",
3093 srcs = [
3094 "test/add-nd.cc",
3095 "test/binary-elementwise-operator-tester.h",
3096 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3097 deps = OPERATOR_TEST_DEPS,
Marat Dukhanb1a0fc32019-12-02 19:32:02 -0800[diff] [blame]3098)
3099
3100xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3101 name = "argmax_pooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3102 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3103 "test/argmax-pooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3104 "test/argmax-pooling-operator-tester.h",
3105 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3106 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3107)
3108
3109xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3110 name = "average_pooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3111 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3112 "test/average-pooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3113 "test/average-pooling-operator-tester.h",
3114 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3115 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3116)
3117
3118xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3119 name = "channel_pad_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3120 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3121 "test/channel-pad-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3122 "test/channel-pad-operator-tester.h",
3123 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3124 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3125)
3126
3127xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3128 name = "channel_shuffle_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3129 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3130 "test/channel-shuffle-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3131 "test/channel-shuffle-operator-tester.h",
3132 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3133 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3134)
3135
3136xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3137 name = "clamp_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3138 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3139 "test/clamp-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3140 "test/clamp-operator-tester.h",
3141 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3142 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3143)
3144
3145xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3146 name = "convolution_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3147 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3148 "test/convolution-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3149 "test/convolution-operator-tester.h",
3150 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3151 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3152)
3153
3154xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3155 name = "convolution_nchw_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3156 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3157 "test/convolution-nchw.cc",
3158 "test/convolution-operator-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3159 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3160 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3161)
3162
3163xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3164 name = "deconvolution_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3165 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3166 "test/deconvolution-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3167 "test/deconvolution-operator-tester.h",
3168 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3169 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3170)
3171
3172xnnpack_unit_test(
Marat Dukhan69180502019-12-06 15:00:31 -0800[diff] [blame]3173 name = "divide_nd_test",
3174 srcs = [
3175 "test/binary-elementwise-operator-tester.h",
3176 "test/divide-nd.cc",
3177 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3178 deps = OPERATOR_TEST_DEPS,
Marat Dukhan69180502019-12-06 15:00:31 -0800[diff] [blame]3179)
3180
3181xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3182 name = "fully_connected_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3183 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3184 "test/fully-connected-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3185 "test/fully-connected-operator-tester.h",
3186 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3187 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3188)
3189
3190xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3191 name = "global_average_pooling_nwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3192 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3193 "test/global-average-pooling-nwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3194 "test/global-average-pooling-operator-tester.h",
3195 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3196 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3197)
3198
3199xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3200 name = "global_average_pooling_ncw_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3201 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3202 "test/global-average-pooling-ncw.cc",
3203 "test/global-average-pooling-operator-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3204 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3205 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3206)
3207
3208xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3209 name = "hardswish_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3210 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3211 "test/hardswish-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3212 "test/hardswish-operator-tester.h",
3213 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3214 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3215)
3216
3217xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3218 name = "leaky_relu_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3219 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3220 "test/leaky-relu-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3221 "test/leaky-relu-operator-tester.h",
3222 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3223 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3224)
3225
3226xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3227 name = "max_pooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3228 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3229 "test/max-pooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3230 "test/max-pooling-operator-tester.h",
3231 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3232 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3233)
3234
3235xnnpack_unit_test(
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]3236 name = "maximum_nd_test",
3237 srcs = [
3238 "test/binary-elementwise-operator-tester.h",
3239 "test/maximum-nd.cc",
3240 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3241 deps = OPERATOR_TEST_DEPS,
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]3242)
3243
3244xnnpack_unit_test(
3245 name = "minimum_nd_test",
3246 srcs = [
3247 "test/binary-elementwise-operator-tester.h",
3248 "test/minimum-nd.cc",
3249 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3250 deps = OPERATOR_TEST_DEPS,
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]3251)
3252
3253xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3254 name = "multiply_nd_test",
Marat Dukhanca2733c2019-11-15 23:21:17 -0800[diff] [blame]3255 srcs = [
Marat Dukhanb1a0fc32019-12-02 19:32:02 -0800[diff] [blame]3256 "test/binary-elementwise-operator-tester.h",
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3257 "test/multiply-nd.cc",
Marat Dukhanca2733c2019-11-15 23:21:17 -0800[diff] [blame]3258 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3259 deps = OPERATOR_TEST_DEPS,
Marat Dukhanca2733c2019-11-15 23:21:17 -0800[diff] [blame]3260)
3261
3262xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3263 name = "prelu_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3264 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3265 "test/prelu-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3266 "test/prelu-operator-tester.h",
3267 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3268 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3269)
3270
3271xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3272 name = "resize_bilinear_nhwc_test",
Marat Dukhan69722492019-11-11 19:55:50 -0800[diff] [blame]3273 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3274 "test/resize-bilinear-nhwc.cc",
Marat Dukhan69722492019-11-11 19:55:50 -0800[diff] [blame]3275 "test/resize-bilinear-operator-tester.h",
3276 ] + OPERATOR_TEST_PARAMS_HDRS,
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3277 deps = OPERATOR_TEST_DEPS,
Marat Dukhan69722492019-11-11 19:55:50 -0800[diff] [blame]3278)
3279
3280xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3281 name = "sigmoid_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3282 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3283 "test/sigmoid-nc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3284 "test/sigmoid-operator-tester.h",
3285 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3286 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3287)
3288
3289xnnpack_unit_test(
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]3290 name = "softmax_nc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3291 srcs = [
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]3292 "test/softmax-nc.cc",
3293 "test/softmax-operator-tester.h",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3294 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3295 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3296)
3297
3298xnnpack_unit_test(
Marat Dukhan05f3f6d2019-12-03 15:13:53 -0800[diff] [blame]3299 name = "subtract_nd_test",
3300 srcs = [
3301 "test/binary-elementwise-operator-tester.h",
3302 "test/subtract-nd.cc",
3303 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3304 deps = OPERATOR_TEST_DEPS,
Marat Dukhan05f3f6d2019-12-03 15:13:53 -0800[diff] [blame]3305)
3306
3307xnnpack_unit_test(
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3308 name = "unpooling_nhwc_test",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3309 srcs = [
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]3310 "test/unpooling-nhwc.cc",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3311 "test/unpooling-operator-tester.h",
3312 ],
Marat Dukhan1b354632020-03-23 12:50:22 -0700[diff] [blame]3313 deps = OPERATOR_TEST_DEPS,
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3314)
3315
3316############################# Build configurations #############################
3317
Marat Dukhanb8642352019-10-30 15:43:02 -0700[diff] [blame]3318# Enables usage of assembly kernels.
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3319config_setting(
Marat Dukhanb8642352019-10-30 15:43:02 -0700[diff] [blame]3320 name = "xnn_enable_assembly_explicit_true",
3321 define_values = {"xnn_enable_assembly": "true"},
3322)
3323
3324# Disables usage of assembly kernels.
3325config_setting(
3326 name = "xnn_enable_assembly_explicit_false",
3327 define_values = {"xnn_enable_assembly": "false"},
3328)
3329
Marat Dukhan05702cf2020-03-26 15:41:33 -0700[diff] [blame]3330# Disables usage of HMP-aware optimizations.
3331config_setting(
3332 name = "xnn_enable_hmp_explicit_false",
3333 define_values = {"xnn_enable_hmp": "false"},
3334)
3335
Marat Dukhanb8642352019-10-30 15:43:02 -0700[diff] [blame]3336# Builds with -c dbg
3337config_setting(
3338 name = "debug_build",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3339 values = {
Marat Dukhanb8642352019-10-30 15:43:02 -0700[diff] [blame]3340 "compilation_mode": "dbg",
3341 },
3342)
3343
3344# Builds with -c opt
3345config_setting(
3346 name = "optimized_build",
3347 values = {
3348 "compilation_mode": "opt",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3349 },
3350)
3351
3352config_setting(
Marat Dukhanb8642352019-10-30 15:43:02 -0700[diff] [blame]3353 name = "linux_k8",
3354 values = {"cpu": "k8"},
3355)
3356
3357config_setting(
Marat Dukhan4e45e662019-10-03 15:40:24 -0700[diff] [blame]3358 name = "linux_aarch64",
Marat Dukhanb8642352019-10-30 15:43:02 -0700[diff] [blame]3359 values = {"cpu": "aarch64"},
Marat Dukhan4e45e662019-10-03 15:40:24 -0700[diff] [blame]3360)
3361
3362config_setting(
Terry Heo68eef3f2020-04-13 22:53:52 -0700[diff] [blame^]3363 name = "linux_armhf",
3364 values = {"cpu": "armhf"},
3365)
3366
3367config_setting(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3368 name = "android",
3369 values = {"crosstool_top": "//external:android/crosstool"},
3370)
3371
3372config_setting(
3373 name = "android_armv7",
3374 values = {
3375 "crosstool_top": "//external:android/crosstool",
3376 "cpu": "armeabi-v7a",
3377 },
3378)
3379
3380config_setting(
3381 name = "android_arm64",
3382 values = {
3383 "crosstool_top": "//external:android/crosstool",
3384 "cpu": "arm64-v8a",
3385 },
3386)
3387
3388config_setting(
3389 name = "android_x86",
3390 values = {
3391 "crosstool_top": "//external:android/crosstool",
3392 "cpu": "x86",
3393 },
3394)
3395
3396config_setting(
3397 name = "android_x86_64",
3398 values = {
3399 "crosstool_top": "//external:android/crosstool",
3400 "cpu": "x86_64",
3401 },
3402)
3403
3404config_setting(
Marat Dukhan9fe932e2020-04-11 17:14:15 -0700[diff] [blame]3405 name = "windows_x86",
3406 values = {"cpu": "win_x86"},
3407)
3408
3409config_setting(
3410 name = "windows_x86_64",
3411 values = {"cpu": "win_x64"},
3412)
3413
3414config_setting(
Marat Dukhan885ca242019-10-07 09:17:32 -0700[diff] [blame]3415 name = "macos_x86_64",
3416 values = {
3417 "apple_platform_type": "macos",
3418 "cpu": "darwin",
3419 },
3420)
3421
3422config_setting(
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3423 name = "emscripten",
Marat Dukhan1a729ec2019-10-07 09:31:44 -0700[diff] [blame]3424 values = {"crosstool_top": "//toolchain:emscripten"},
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3425)
3426
3427config_setting(
3428 name = "emscripten_wasm",
3429 values = {
Marat Dukhan1a729ec2019-10-07 09:31:44 -0700[diff] [blame]3430 "crosstool_top": "//toolchain:emscripten",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3431 "cpu": "wasm",
3432 },
3433)
3434
3435config_setting(
3436 name = "emscripten_wasmsimd",
3437 values = {
Marat Dukhan1a729ec2019-10-07 09:31:44 -0700[diff] [blame]3438 "crosstool_top": "//toolchain:emscripten",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3439 "cpu": "wasm",
Marat Dukhan8c19e3c2019-10-30 12:14:58 -0700[diff] [blame]3440 "features": "wasm_simd",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3441 },
3442)
3443
3444config_setting(
3445 name = "emscripten_asmjs",
3446 values = {
Marat Dukhan1a729ec2019-10-07 09:31:44 -0700[diff] [blame]3447 "crosstool_top": "//toolchain:emscripten",
Marat Dukhan08c4a432019-10-03 09:29:21 -0700[diff] [blame]3448 "cpu": "asmjs",
3449 },
3450)
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3451
3452config_setting(
3453 name = "ios_armv7",
3454 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3455 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3456 "cpu": "ios_armv7",
3457 },
3458)
3459
3460config_setting(
3461 name = "ios_arm64",
3462 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3463 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3464 "cpu": "ios_arm64",
3465 },
3466)
3467
3468config_setting(
3469 name = "ios_arm64e",
3470 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3471 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3472 "cpu": "ios_arm64e",
3473 },
3474)
3475
3476config_setting(
3477 name = "ios_x86",
3478 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3479 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3480 "cpu": "ios_i386",
3481 },
3482)
3483
3484config_setting(
3485 name = "ios_x86_64",
3486 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3487 "apple_platform_type": "ios",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3488 "cpu": "ios_x86_64",
3489 },
3490)
3491
3492config_setting(
3493 name = "watchos_armv7k",
3494 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3495 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3496 "cpu": "watchos_armv7k",
3497 },
3498)
3499
3500config_setting(
3501 name = "watchos_arm64_32",
3502 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3503 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3504 "cpu": "watchos_arm64_32",
3505 },
3506)
3507
3508config_setting(
3509 name = "watchos_x86",
3510 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3511 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3512 "cpu": "watchos_i386",
3513 },
3514)
3515
3516config_setting(
3517 name = "watchos_x86_64",
3518 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3519 "apple_platform_type": "watchos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3520 "cpu": "watchos_x86_64",
3521 },
3522)
3523
3524config_setting(
3525 name = "tvos_arm64",
3526 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3527 "apple_platform_type": "tvos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3528 "cpu": "tvos_arm64",
3529 },
3530)
3531
3532config_setting(
3533 name = "tvos_x86_64",
3534 values = {
Marat Dukhanf85fc332020-02-13 00:05:20 -0800[diff] [blame]3535 "apple_platform_type": "tvos",
Marat Dukhan1498d1d2020-02-11 20:00:05 -0800[diff] [blame]3536 "cpu": "tvos_x86_64",
3537 },
3538)