blob: 71f893bec4850b76d36aa0be901d187490bf7b6b [file] [log] [blame]
XNNPACK Teamb455b122019-09-27 18:10:33 -07001#!/usr/bin/env python
2# Copyright 2019 Google LLC
3#
4# This source code is licensed under the BSD-style license found in the
5# LICENSE file in the root directory of this source tree.
6
7import argparse
8import codecs
9import math
10import os
11import re
12import sys
13import yaml
14
15sys.path.insert(0, os.path.dirname(os.path.abspath(__file__)))
16from primes import next_prime
17import xngen
Marat Dukhan918a4a62019-10-27 19:49:49 -070018import xnncommon
XNNPACK Teamb455b122019-09-27 18:10:33 -070019
20
Marat Dukhan49e6ee92019-11-06 15:55:29 -080021parser = argparse.ArgumentParser(
22 description='VMulCAddC microkernel test generator')
XNNPACK Teamb455b122019-09-27 18:10:33 -070023parser.add_argument("-s", "--spec", metavar="FILE", required=True,
Marat Dukhan49e6ee92019-11-06 15:55:29 -080024 help="Specification (YAML) file")
XNNPACK Teamb455b122019-09-27 18:10:33 -070025parser.add_argument("-o", "--output", metavar="FILE", required=True,
26 help='Output (C++ source) file')
27parser.set_defaults(defines=list())
28
29
XNNPACK Teamb455b122019-09-27 18:10:33 -070030def split_ukernel_name(name):
Marat Dukhan9531e9f2020-07-24 15:25:02 -070031 match = re.match(r"^xnn_(f16|f32)_vmulcaddc(_(minmax))?_ukernel_c(\d+)__(.+)_(\d+)x$", name)
XNNPACK Teamb455b122019-09-27 18:10:33 -070032 assert match is not None
Marat Dukhan9531e9f2020-07-24 15:25:02 -070033 channel_tile = int(match.group(4))
34 row_tile = int(match.group(6))
XNNPACK Teamb455b122019-09-27 18:10:33 -070035
Marat Dukhan9531e9f2020-07-24 15:25:02 -070036 arch, isa = xnncommon.parse_target_name(target_name=match.group(5))
Marat Dukhan49e6ee92019-11-06 15:55:29 -080037 return channel_tile, row_tile, arch, isa
XNNPACK Teamb455b122019-09-27 18:10:33 -070038
39
Marat Dukhan49e6ee92019-11-06 15:55:29 -080040VMULCADDC_TEST_TEMPLATE = """\
41TEST(${TEST_NAME}, channels_eq_${CHANNEL_TILE}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -070042 $if ISA_CHECK:
43 ${ISA_CHECK};
44 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -080045 .channel_tile(${CHANNEL_TILE})
46 .channels(${CHANNEL_TILE})
47 .rows(${ROW_TILE})
XNNPACK Teamb455b122019-09-27 18:10:33 -070048 .Test(${", ".join(TEST_ARGS)});
49}
50
Marat Dukhan49e6ee92019-11-06 15:55:29 -080051$if CHANNEL_TILE > 1:
52 TEST(${TEST_NAME}, channels_div_${CHANNEL_TILE}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -070053 $if ISA_CHECK:
54 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -080055 for (size_t channels = ${CHANNEL_TILE*2}; channels < ${CHANNEL_TILE*10}; channels += ${CHANNEL_TILE}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -070056 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -080057 .channel_tile(${CHANNEL_TILE})
58 .channels(channels)
59 .rows(${ROW_TILE})
XNNPACK Teamb455b122019-09-27 18:10:33 -070060 .Test(${", ".join(TEST_ARGS)});
61 }
62 }
63
Marat Dukhan49e6ee92019-11-06 15:55:29 -080064 TEST(${TEST_NAME}, channels_lt_${CHANNEL_TILE}) {
65 $if ISA_CHECK:
66 ${ISA_CHECK};
67 for (size_t channels = 1; channels < ${CHANNEL_TILE}; channels++) {
68 VMulCAddCMicrokernelTester()
69 .channel_tile(${CHANNEL_TILE})
70 .channels(channels)
71 .rows(${ROW_TILE})
72 .Test(${", ".join(TEST_ARGS)});
73 }
74 }
75
76TEST(${TEST_NAME}, channels_gt_${CHANNEL_TILE}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -070077 $if ISA_CHECK:
78 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -080079 for (size_t channels = ${CHANNEL_TILE+1}; channels < ${10 if CHANNEL_TILE == 1 else CHANNEL_TILE*2}; channels++) {
XNNPACK Teamb455b122019-09-27 18:10:33 -070080 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -080081 .channel_tile(${CHANNEL_TILE})
82 .channels(channels)
83 .rows(${ROW_TILE})
XNNPACK Teamb455b122019-09-27 18:10:33 -070084 .Test(${", ".join(TEST_ARGS)});
85 }
86}
87
Marat Dukhan49e6ee92019-11-06 15:55:29 -080088$if ROW_TILE > 1:
89 TEST(${TEST_NAME}, rows_lt_${ROW_TILE}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -070090 $if ISA_CHECK:
91 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -080092 for (size_t rows = 1; rows < ${ROW_TILE}; rows++) {
93 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
94 VMulCAddCMicrokernelTester()
95 .channel_tile(${CHANNEL_TILE})
96 .channels(channels)
97 .rows(rows)
98 .Test(${", ".join(TEST_ARGS)});
99 }
XNNPACK Teamb455b122019-09-27 18:10:33 -0700100 }
101 }
102
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800103 TEST(${TEST_NAME}, rows_div_${ROW_TILE}) {
104 $if ISA_CHECK:
105 ${ISA_CHECK};
106 for (size_t rows = ${ROW_TILE*2}; rows <= ${ROW_TILE*4}; rows += ${ROW_TILE}) {
107 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
108 VMulCAddCMicrokernelTester()
109 .channel_tile(${CHANNEL_TILE})
110 .channels(channels)
111 .rows(rows)
112 .Test(${", ".join(TEST_ARGS)});
113 }
114 }
115 }
116
117TEST(${TEST_NAME}, rows_gt_${ROW_TILE}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700118 $if ISA_CHECK:
119 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800120 for (size_t rows = ${ROW_TILE+1}; rows < ${ROW_TILE*2}; rows++) {
121 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700122 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800123 .channel_tile(${CHANNEL_TILE})
124 .channels(channels)
125 .rows(rows)
XNNPACK Teamb455b122019-09-27 18:10:33 -0700126 .Test(${", ".join(TEST_ARGS)});
127 }
128 }
129}
130
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800131TEST(${TEST_NAME}, input_stride) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700132 $if ISA_CHECK:
133 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800134 for (size_t rows = 1; rows <= ${ROW_TILE*3}; rows += ${max(1, ROW_TILE-1)}) {
135 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700136 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800137 .channel_tile(${CHANNEL_TILE})
138 .channels(channels)
139 .rows(rows)
140 .input_stride(${next_prime(CHANNEL_TILE*5+1)})
XNNPACK Teamb455b122019-09-27 18:10:33 -0700141 .Test(${", ".join(TEST_ARGS)});
142 }
143 }
144}
145
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800146TEST(${TEST_NAME}, output_stride) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700147 $if ISA_CHECK:
148 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800149 for (size_t rows = 1; rows <= ${ROW_TILE*3}; rows += ${max(1, ROW_TILE-1)}) {
150 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700151 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800152 .channel_tile(${CHANNEL_TILE})
153 .channels(channels)
154 .rows(rows)
155 .output_stride(${next_prime(CHANNEL_TILE*5+1)})
XNNPACK Teamb455b122019-09-27 18:10:33 -0700156 .Test(${", ".join(TEST_ARGS)});
157 }
158 }
159}
160
161TEST(${TEST_NAME}, inplace) {
162 $if ISA_CHECK:
163 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800164 for (size_t rows = 1; rows <= ${ROW_TILE*3}; rows += ${max(1, ROW_TILE-1)}) {
165 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700166 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800167 .channel_tile(${CHANNEL_TILE})
168 .channels(channels)
169 .rows(rows)
XNNPACK Teamb455b122019-09-27 18:10:33 -0700170 .inplace(true)
171 .Test(${", ".join(TEST_ARGS)});
172 }
173 }
174}
175
176TEST(${TEST_NAME}, qmin) {
177 $if ISA_CHECK:
178 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800179 for (size_t rows = 1; rows <= ${ROW_TILE*3}; rows += ${max(1, ROW_TILE-1)}) {
180 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700181 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800182 .channel_tile(${CHANNEL_TILE})
183 .channels(channels)
184 .rows(rows)
XNNPACK Teamb455b122019-09-27 18:10:33 -0700185 .qmin(128)
186 .Test(${", ".join(TEST_ARGS)});
187 }
188 }
189}
190
191TEST(${TEST_NAME}, qmax) {
192 $if ISA_CHECK:
193 ${ISA_CHECK};
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800194 for (size_t rows = 1; rows <= ${ROW_TILE*3}; rows += ${max(1, ROW_TILE-1)}) {
195 for (size_t channels = 1; channels <= ${CHANNEL_TILE*5}; channels += ${max(1, CHANNEL_TILE-1)}) {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700196 VMulCAddCMicrokernelTester()
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800197 .channel_tile(${CHANNEL_TILE})
198 .channels(channels)
199 .rows(rows)
XNNPACK Teamb455b122019-09-27 18:10:33 -0700200 .qmax(128)
201 .Test(${", ".join(TEST_ARGS)});
202 }
203 }
204}
205"""
206
207
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800208def generate_test_cases(ukernel, channel_tile, row_tile, isa):
XNNPACK Teamb455b122019-09-27 18:10:33 -0700209 """Generates all tests cases for a VMULCADDC micro-kernel.
210
211 Args:
212 ukernel: C name of the micro-kernel function.
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800213 channel_tile: Number of channels processed per one iteration of the inner
214 loop of the micro-kernel.
215 row_tile: Number of rows processed per one iteration of the outer loop of
216 the micro-kernel.
XNNPACK Teamb455b122019-09-27 18:10:33 -0700217 isa: instruction set required to run the micro-kernel. Generated unit test
218 will skip execution if the host processor doesn't support this ISA.
219
220 Returns:
221 Code for the test case.
222 """
223 _, test_name = ukernel.split("_", 1)
224 _, datatype, ukernel_type, _ = ukernel.split("_", 3)
225 test_args = [ukernel]
226 if not isa or isa == "psimd":
227 test_args.append("VMulCAddCMicrokernelTester::Variant::Scalar")
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800228 return xngen.preprocess(VMULCADDC_TEST_TEMPLATE, {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700229 "TEST_NAME": test_name.upper().replace("UKERNEL_", ""),
230 "TEST_ARGS": test_args,
231 "DATATYPE": datatype,
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800232 "CHANNEL_TILE": channel_tile,
233 "ROW_TILE": row_tile,
Marat Dukhan918a4a62019-10-27 19:49:49 -0700234 "ISA_CHECK": xnncommon.generate_isa_check_macro(isa),
XNNPACK Teamb455b122019-09-27 18:10:33 -0700235 "next_prime": next_prime,
XNNPACK Teamb455b122019-09-27 18:10:33 -0700236 })
237
238
239def main(args):
240 options = parser.parse_args(args)
241
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800242 with codecs.open(options.spec, "r", encoding="utf-8") as spechannels_file:
243 spechannels_yaml = yaml.safe_load(spechannels_file)
244 if not isinstance(spechannels_yaml, list):
XNNPACK Teamb455b122019-09-27 18:10:33 -0700245 raise ValueError("expected a list of micro-kernels in the spec")
246
247 tests = """\
248// Copyright 2019 Google LLC
249//
250// This source code is licensed under the BSD-style license found in the
251// LICENSE file in the root directory of this source tree.
252//
253// Auto-generated file. Do not edit!
254// Specification: {specification}
255// Generator: {generator}
256
257
Marat Dukhan629a33e2019-10-01 10:39:14 -0700258#include <gtest/gtest.h>
XNNPACK Teamb455b122019-09-27 18:10:33 -0700259
Marat Dukhan1dadbf72019-10-01 10:46:20 -0700260#include <xnnpack/common.h>
XNNPACK Teamb455b122019-09-27 18:10:33 -0700261#include <xnnpack/isa-checks.h>
262
Marat Dukhan1dadbf72019-10-01 10:46:20 -0700263#include <xnnpack/vmulcaddc.h>
XNNPACK Teamb455b122019-09-27 18:10:33 -0700264#include "vmulcaddc-microkernel-tester.h"
265""".format(specification=options.spec, generator=sys.argv[0])
266
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800267 for ukernel_spec in spechannels_yaml:
XNNPACK Teamb455b122019-09-27 18:10:33 -0700268 name = ukernel_spec["name"]
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800269 channel_tile, row_tile, arch, isa = split_ukernel_name(name)
XNNPACK Teamb455b122019-09-27 18:10:33 -0700270
271 # specification can override architecture
272 arch = ukernel_spec.get("arch", arch)
273
Marat Dukhan49e6ee92019-11-06 15:55:29 -0800274 test_case = generate_test_cases(name, channel_tile, row_tile, isa)
Marat Dukhan918a4a62019-10-27 19:49:49 -0700275 tests += "\n\n" + xnncommon.postprocess_test_case(test_case, arch, isa)
XNNPACK Teamb455b122019-09-27 18:10:33 -0700276
277 with codecs.open(options.output, "w", encoding="utf-8") as output_file:
278 output_file.write(tests)
279
280
281if __name__ == "__main__":
282 main(sys.argv[1:])