blob: 24f473e3880c536d383c056d10c3e583a5544fb6 [file] [log] [blame]
Marat Dukhan59af5812021-06-29 18:09:57 -07001// Auto-generated file. Do not edit!
2// Template: src/qs8-dwconv/unipass-neon-mul16.c.in
3// Generator: tools/xngen
4//
5// Copyright 2020 Google LLC
6//
7// This source code is licensed under the BSD-style license found in the
8// LICENSE file in the root directory of this source tree.
9
10#include <assert.h>
11
12#include <arm_neon.h>
13
14#include <xnnpack/dwconv.h>
15
16
17void xnn_qc8_dwconv_minmax_fp32_ukernel_up16x9__neon_mul16(
18 size_t channels,
19 size_t output_width,
20 const int8_t** input,
21 const void* weights,
22 int8_t* output,
23 size_t input_stride,
24 size_t output_increment,
25 size_t input_offset,
26 const int8_t* zero,
Marat Dukhan7be427a2021-12-13 23:38:20 -080027 const union xnn_qs8_minmax_params params[restrict XNN_MIN_ELEMENTS(1)]) XNN_OOB_READS
Marat Dukhan59af5812021-06-29 18:09:57 -070028{
29 assert(channels != 0);
30 assert(output_width != 0);
31
Marat Dukhan7988a182021-12-06 22:00:33 -080032 const float32x4_t vmagic_bias = vld1q_dup_f32(&params->neon.magic_bias);
Marat Dukhan5a31dc62021-12-07 00:54:02 -080033 const int32x4_t vmagic_bias_less_output_zero_point = vld1q_dup_s32(&params->neon.magic_bias_less_output_zero_point);
Marat Dukhan03efa0f2021-12-07 10:53:39 -080034 const int8x16_t voutput_min = vld1q_dup_s8(&params->neon.output_min);
Marat Dukhan5a31dc62021-12-07 00:54:02 -080035 const int8x16_t voutput_max = vld1q_dup_s8(&params->neon.output_max);
Marat Dukhan59af5812021-06-29 18:09:57 -070036 do {
37 const int8_t* i0 = input[0];
38 assert(i0 != NULL);
39 if XNN_UNPREDICTABLE(i0 != zero) {
40 i0 = (const int8_t*) ((uintptr_t) i0 + input_offset);
41 }
42 const int8_t* i1 = input[1];
43 assert(i1 != NULL);
44 if XNN_UNPREDICTABLE(i1 != zero) {
45 i1 = (const int8_t*) ((uintptr_t) i1 + input_offset);
46 }
47 const int8_t* i2 = input[2];
48 assert(i2 != NULL);
49 if XNN_UNPREDICTABLE(i2 != zero) {
50 i2 = (const int8_t*) ((uintptr_t) i2 + input_offset);
51 }
52 const int8_t* i3 = input[3];
53 assert(i3 != NULL);
54 if XNN_UNPREDICTABLE(i3 != zero) {
55 i3 = (const int8_t*) ((uintptr_t) i3 + input_offset);
56 }
57 const int8_t* i4 = input[4];
58 assert(i4 != NULL);
59 if XNN_UNPREDICTABLE(i4 != zero) {
60 i4 = (const int8_t*) ((uintptr_t) i4 + input_offset);
61 }
62 const int8_t* i5 = input[5];
63 assert(i5 != NULL);
64 if XNN_UNPREDICTABLE(i5 != zero) {
65 i5 = (const int8_t*) ((uintptr_t) i5 + input_offset);
66 }
67 const int8_t* i6 = input[6];
68 assert(i6 != NULL);
69 if XNN_UNPREDICTABLE(i6 != zero) {
70 i6 = (const int8_t*) ((uintptr_t) i6 + input_offset);
71 }
72 const int8_t* i7 = input[7];
73 assert(i7 != NULL);
74 if XNN_UNPREDICTABLE(i7 != zero) {
75 i7 = (const int8_t*) ((uintptr_t) i7 + input_offset);
76 }
77 const int8_t* i8 = input[8];
78 assert(i8 != NULL);
79 if XNN_UNPREDICTABLE(i8 != zero) {
80 i8 = (const int8_t*) ((uintptr_t) i8 + input_offset);
81 }
82 input = (const int8_t**) ((uintptr_t) input + input_stride);
83
84 size_t c = channels;
85 const void* w = weights;
86 for (; c >= 16; c -= 16) {
Marat Dukhan605696a2021-07-15 18:01:30 -070087 int32x4_t vacc0123 = vld1q_s32(w); w = (const void*) ((const int32_t*) w + 4);
88 int32x4_t vacc4567 = vld1q_s32(w); w = (const void*) ((const int32_t*) w + 4);
89 int32x4_t vacc89AB = vld1q_s32(w); w = (const void*) ((const int32_t*) w + 4);
90 int32x4_t vaccCDEF = vld1q_s32(w); w = (const void*) ((const int32_t*) w + 4);
Marat Dukhan59af5812021-06-29 18:09:57 -070091
92
93 const int16x8_t vi0x01234567 = vmovl_s8(vld1_s8(i0)); i0 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -070094 const int16x8_t vk0x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -070095 const int16x8_t vi0x89ABCDEF = vmovl_s8(vld1_s8(i0)); i0 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -070096 const int16x8_t vk0x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -070097
98 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi0x01234567), vget_low_s16(vk0x01234567));
99 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi0x01234567), vget_high_s16(vk0x01234567));
100 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi0x89ABCDEF), vget_low_s16(vk0x89ABCDEF));
101 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi0x89ABCDEF), vget_high_s16(vk0x89ABCDEF));
102
103 const int16x8_t vi1x01234567 = vmovl_s8(vld1_s8(i1)); i1 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700104 const int16x8_t vk1x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700105 const int16x8_t vi1x89ABCDEF = vmovl_s8(vld1_s8(i1)); i1 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700106 const int16x8_t vk1x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700107
108 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi1x01234567), vget_low_s16(vk1x01234567));
109 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi1x01234567), vget_high_s16(vk1x01234567));
110 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi1x89ABCDEF), vget_low_s16(vk1x89ABCDEF));
111 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi1x89ABCDEF), vget_high_s16(vk1x89ABCDEF));
112
113 const int16x8_t vi2x01234567 = vmovl_s8(vld1_s8(i2)); i2 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700114 const int16x8_t vk2x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700115 const int16x8_t vi2x89ABCDEF = vmovl_s8(vld1_s8(i2)); i2 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700116 const int16x8_t vk2x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700117
118 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi2x01234567), vget_low_s16(vk2x01234567));
119 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi2x01234567), vget_high_s16(vk2x01234567));
120 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi2x89ABCDEF), vget_low_s16(vk2x89ABCDEF));
121 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi2x89ABCDEF), vget_high_s16(vk2x89ABCDEF));
122
123 const int16x8_t vi3x01234567 = vmovl_s8(vld1_s8(i3)); i3 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700124 const int16x8_t vk3x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700125 const int16x8_t vi3x89ABCDEF = vmovl_s8(vld1_s8(i3)); i3 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700126 const int16x8_t vk3x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700127
128 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi3x01234567), vget_low_s16(vk3x01234567));
129 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi3x01234567), vget_high_s16(vk3x01234567));
130 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi3x89ABCDEF), vget_low_s16(vk3x89ABCDEF));
131 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi3x89ABCDEF), vget_high_s16(vk3x89ABCDEF));
132
133 const int16x8_t vi4x01234567 = vmovl_s8(vld1_s8(i4)); i4 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700134 const int16x8_t vk4x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700135 const int16x8_t vi4x89ABCDEF = vmovl_s8(vld1_s8(i4)); i4 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700136 const int16x8_t vk4x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700137
138 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi4x01234567), vget_low_s16(vk4x01234567));
139 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi4x01234567), vget_high_s16(vk4x01234567));
140 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi4x89ABCDEF), vget_low_s16(vk4x89ABCDEF));
141 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi4x89ABCDEF), vget_high_s16(vk4x89ABCDEF));
142
143 const int16x8_t vi5x01234567 = vmovl_s8(vld1_s8(i5)); i5 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700144 const int16x8_t vk5x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700145 const int16x8_t vi5x89ABCDEF = vmovl_s8(vld1_s8(i5)); i5 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700146 const int16x8_t vk5x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700147
148 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi5x01234567), vget_low_s16(vk5x01234567));
149 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi5x01234567), vget_high_s16(vk5x01234567));
150 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi5x89ABCDEF), vget_low_s16(vk5x89ABCDEF));
151 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi5x89ABCDEF), vget_high_s16(vk5x89ABCDEF));
152
153 const int16x8_t vi6x01234567 = vmovl_s8(vld1_s8(i6)); i6 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700154 const int16x8_t vk6x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700155 const int16x8_t vi6x89ABCDEF = vmovl_s8(vld1_s8(i6)); i6 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700156 const int16x8_t vk6x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700157
158 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi6x01234567), vget_low_s16(vk6x01234567));
159 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi6x01234567), vget_high_s16(vk6x01234567));
160 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi6x89ABCDEF), vget_low_s16(vk6x89ABCDEF));
161 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi6x89ABCDEF), vget_high_s16(vk6x89ABCDEF));
162
163 const int16x8_t vi7x01234567 = vmovl_s8(vld1_s8(i7)); i7 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700164 const int16x8_t vk7x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700165 const int16x8_t vi7x89ABCDEF = vmovl_s8(vld1_s8(i7)); i7 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700166 const int16x8_t vk7x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700167
168 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi7x01234567), vget_low_s16(vk7x01234567));
169 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi7x01234567), vget_high_s16(vk7x01234567));
170 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi7x89ABCDEF), vget_low_s16(vk7x89ABCDEF));
171 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi7x89ABCDEF), vget_high_s16(vk7x89ABCDEF));
172
173 const int16x8_t vi8x01234567 = vmovl_s8(vld1_s8(i8)); i8 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700174 const int16x8_t vk8x01234567 = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700175 const int16x8_t vi8x89ABCDEF = vmovl_s8(vld1_s8(i8)); i8 += 8;
Marat Dukhan605696a2021-07-15 18:01:30 -0700176 const int16x8_t vk8x89ABCDEF = vmovl_s8(vld1_s8(w)); w = (const void*) ((const int8_t*) w + 8);
Marat Dukhan59af5812021-06-29 18:09:57 -0700177
178 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi8x01234567), vget_low_s16(vk8x01234567));
179 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi8x01234567), vget_high_s16(vk8x01234567));
180 vacc89AB = vmlal_s16(vacc89AB, vget_low_s16(vi8x89ABCDEF), vget_low_s16(vk8x89ABCDEF));
181 vaccCDEF = vmlal_s16(vaccCDEF, vget_high_s16(vi8x89ABCDEF), vget_high_s16(vk8x89ABCDEF));
182
183 float32x4_t vfpacc0123 = vcvtq_f32_s32(vacc0123);
184 float32x4_t vfpacc4567 = vcvtq_f32_s32(vacc4567);
185 float32x4_t vfpacc89AB = vcvtq_f32_s32(vacc89AB);
186 float32x4_t vfpaccCDEF = vcvtq_f32_s32(vaccCDEF);
187
188 const float32x4_t vscale0123 = vld1q_f32((const float*) w); w = (const void*) ((const float*) w + 4);
189 const float32x4_t vscale4567 = vld1q_f32((const float*) w); w = (const void*) ((const float*) w + 4);
190 const float32x4_t vscale89AB = vld1q_f32((const float*) w); w = (const void*) ((const float*) w + 4);
191 const float32x4_t vscaleCDEF = vld1q_f32((const float*) w); w = (const void*) ((const float*) w + 4);
192
193 vfpacc0123 = vmulq_f32(vfpacc0123, vscale0123);
194 vfpacc4567 = vmulq_f32(vfpacc4567, vscale4567);
195 vfpacc89AB = vmulq_f32(vfpacc89AB, vscale89AB);
196 vfpaccCDEF = vmulq_f32(vfpaccCDEF, vscaleCDEF);
197
Marat Dukhan59af5812021-06-29 18:09:57 -0700198 vacc0123 = vreinterpretq_s32_f32(vaddq_f32(vfpacc0123, vmagic_bias));
199 vacc4567 = vreinterpretq_s32_f32(vaddq_f32(vfpacc4567, vmagic_bias));
200 vacc89AB = vreinterpretq_s32_f32(vaddq_f32(vfpacc89AB, vmagic_bias));
201 vaccCDEF = vreinterpretq_s32_f32(vaddq_f32(vfpaccCDEF, vmagic_bias));
202
Marat Dukhan03efa0f2021-12-07 10:53:39 -0800203 vacc0123 = vqsubq_s32(vacc0123, vmagic_bias_less_output_zero_point);
204 vacc4567 = vqsubq_s32(vacc4567, vmagic_bias_less_output_zero_point);
205 vacc89AB = vqsubq_s32(vacc89AB, vmagic_bias_less_output_zero_point);
206 vaccCDEF = vqsubq_s32(vaccCDEF, vmagic_bias_less_output_zero_point);
Marat Dukhan59af5812021-06-29 18:09:57 -0700207
208#if XNN_ARCH_ARM64
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800209 int16x8_t vacc01234567 = vqmovn_high_s32(vqmovn_s32(vacc0123), vacc4567);
210 int16x8_t vacc89ABCDEF = vqmovn_high_s32(vqmovn_s32(vacc89AB), vaccCDEF);
Marat Dukhan59af5812021-06-29 18:09:57 -0700211
Marat Dukhan59af5812021-06-29 18:09:57 -0700212
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800213 int8x16_t vout0123456789ABCDEF = vqmovn_high_s16(vqmovn_s16(vacc01234567), vacc89ABCDEF);
214#else // !XNN_ARCH_ARM64
215 int16x8_t vacc01234567 = vcombine_s16(vqmovn_s32(vacc0123), vqmovn_s32(vacc4567));
216 int16x8_t vacc89ABCDEF = vcombine_s16(vqmovn_s32(vacc89AB), vqmovn_s32(vaccCDEF));
Marat Dukhan59af5812021-06-29 18:09:57 -0700217
218
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800219 int8x16_t vout0123456789ABCDEF = vcombine_s8(vqmovn_s16(vacc01234567), vqmovn_s16(vacc89ABCDEF));
220#endif // !XNN_ARCH_ARM64
221
Marat Dukhan03efa0f2021-12-07 10:53:39 -0800222 vout0123456789ABCDEF = vmaxq_s8(vout0123456789ABCDEF, voutput_min);
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800223
224 vout0123456789ABCDEF = vminq_s8(vout0123456789ABCDEF, voutput_max);
225
Marat Dukhan59af5812021-06-29 18:09:57 -0700226 vst1q_s8(output, vout0123456789ABCDEF); output += 16;
227 }
228 if XNN_UNLIKELY(c != 0) {
Marat Dukhan605696a2021-07-15 18:01:30 -0700229 const int8_t* k = (const int8_t*) ((const int32_t*) w + 16);
Marat Dukhan59af5812021-06-29 18:09:57 -0700230 do {
Marat Dukhan605696a2021-07-15 18:01:30 -0700231 int32x4_t vacc0123 = vld1q_s32(w); w = (const void*) ((const int32_t*) w + 4);
232 int32x4_t vacc4567 = vld1q_s32(w); w = (const void*) ((const int32_t*) w + 4);
Marat Dukhan59af5812021-06-29 18:09:57 -0700233
234 const int16x8_t vi0x01234567 = vmovl_s8(vld1_s8(i0)); i0 += 8;
235 const int16x8_t vk0x01234567 = vmovl_s8(vld1_s8(k)); k += 8;
236
237 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi0x01234567), vget_low_s16(vk0x01234567));
238 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi0x01234567), vget_high_s16(vk0x01234567));
239 const int16x8_t vi1x01234567 = vmovl_s8(vld1_s8(i1)); i1 += 8;
240 const int16x8_t vk1x01234567 = vmovl_s8(vld1_s8((const void*) (k + 8)));
241
242 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi1x01234567), vget_low_s16(vk1x01234567));
243 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi1x01234567), vget_high_s16(vk1x01234567));
244 const int16x8_t vi2x01234567 = vmovl_s8(vld1_s8(i2)); i2 += 8;
245 const int16x8_t vk2x01234567 = vmovl_s8(vld1_s8((const void*) (k + 24)));
246
247 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi2x01234567), vget_low_s16(vk2x01234567));
248 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi2x01234567), vget_high_s16(vk2x01234567));
249 const int16x8_t vi3x01234567 = vmovl_s8(vld1_s8(i3)); i3 += 8;
250 const int16x8_t vk3x01234567 = vmovl_s8(vld1_s8((const void*) (k + 40)));
251
252 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi3x01234567), vget_low_s16(vk3x01234567));
253 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi3x01234567), vget_high_s16(vk3x01234567));
254 const int16x8_t vi4x01234567 = vmovl_s8(vld1_s8(i4)); i4 += 8;
255 const int16x8_t vk4x01234567 = vmovl_s8(vld1_s8((const void*) (k + 56)));
256
257 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi4x01234567), vget_low_s16(vk4x01234567));
258 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi4x01234567), vget_high_s16(vk4x01234567));
259 const int16x8_t vi5x01234567 = vmovl_s8(vld1_s8(i5)); i5 += 8;
260 const int16x8_t vk5x01234567 = vmovl_s8(vld1_s8((const void*) (k + 72)));
261
262 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi5x01234567), vget_low_s16(vk5x01234567));
263 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi5x01234567), vget_high_s16(vk5x01234567));
264 const int16x8_t vi6x01234567 = vmovl_s8(vld1_s8(i6)); i6 += 8;
265 const int16x8_t vk6x01234567 = vmovl_s8(vld1_s8((const void*) (k + 88)));
266
267 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi6x01234567), vget_low_s16(vk6x01234567));
268 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi6x01234567), vget_high_s16(vk6x01234567));
269 const int16x8_t vi7x01234567 = vmovl_s8(vld1_s8(i7)); i7 += 8;
270 const int16x8_t vk7x01234567 = vmovl_s8(vld1_s8((const void*) (k + 104)));
271
272 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi7x01234567), vget_low_s16(vk7x01234567));
273 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi7x01234567), vget_high_s16(vk7x01234567));
274 const int16x8_t vi8x01234567 = vmovl_s8(vld1_s8(i8)); i8 += 8;
275 const int16x8_t vk8x01234567 = vmovl_s8(vld1_s8((const void*) (k + 120)));
276
277 vacc0123 = vmlal_s16(vacc0123, vget_low_s16(vi8x01234567), vget_low_s16(vk8x01234567));
278 vacc4567 = vmlal_s16(vacc4567, vget_high_s16(vi8x01234567), vget_high_s16(vk8x01234567));
279
280 float32x4_t vfpacc0123 = vcvtq_f32_s32(vacc0123);
281 float32x4_t vfpacc4567 = vcvtq_f32_s32(vacc4567);
282
283 const float32x4_t vscale0123 = vld1q_f32((const float*) ((uintptr_t) w + 8 * sizeof(int32_t) + 144 * sizeof(int8_t)));
284 const float32x4_t vscale4567 = vld1q_f32((const float*) ((uintptr_t) w + 8 * sizeof(int32_t) + 144 * sizeof(int8_t) + 4 * sizeof(float)));
285 vfpacc0123 = vmulq_f32(vfpacc0123, vscale0123);
286 vfpacc4567 = vmulq_f32(vfpacc4567, vscale4567);
287
Marat Dukhan59af5812021-06-29 18:09:57 -0700288 vacc0123 = vreinterpretq_s32_f32(vaddq_f32(vfpacc0123, vmagic_bias));
289 vacc4567 = vreinterpretq_s32_f32(vaddq_f32(vfpacc4567, vmagic_bias));
290
Marat Dukhan03efa0f2021-12-07 10:53:39 -0800291 vacc0123 = vqsubq_s32(vacc0123, vmagic_bias_less_output_zero_point);
292 vacc4567 = vqsubq_s32(vacc4567, vmagic_bias_less_output_zero_point);
Marat Dukhan59af5812021-06-29 18:09:57 -0700293
294#if XNN_ARCH_ARM64
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800295 int16x8_t vacc01234567 = vqmovn_high_s32(vqmovn_s32(vacc0123), vacc4567);
Marat Dukhan59af5812021-06-29 18:09:57 -0700296#else
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800297 int16x8_t vacc01234567 = vcombine_s16(vqmovn_s32(vacc0123), vqmovn_s32(vacc4567));
Marat Dukhan59af5812021-06-29 18:09:57 -0700298#endif
299
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800300 int8x8_t vout01234567 = vqmovn_s16(vacc01234567);
Marat Dukhan03efa0f2021-12-07 10:53:39 -0800301 vout01234567 = vmax_s8(vout01234567, vget_low_s8(voutput_min));
Marat Dukhan5a31dc62021-12-07 00:54:02 -0800302 vout01234567 = vmin_s8(vout01234567, vget_low_s8(voutput_max));
Marat Dukhan59af5812021-06-29 18:09:57 -0700303
304 if XNN_LIKELY(c >= 8) {
305 vst1_s8(output, vout01234567); output += 8;
306 c -= 8;
307 } else {
308 if (c & 4) {
Marat Dukhan5f7cf552021-11-25 17:37:03 -0800309 vst1_lane_u32((void*) output, vreinterpret_u32_s8(vout01234567), 0); output += 4;
Marat Dukhan59af5812021-06-29 18:09:57 -0700310 vout01234567 = vext_s8(vout01234567, vout01234567, 4);
311 }
312 if (c & 2) {
Marat Dukhan5f7cf552021-11-25 17:37:03 -0800313 vst1_lane_u16((void*) output, vreinterpret_u16_s8(vout01234567), 0); output += 2;
Marat Dukhan59af5812021-06-29 18:09:57 -0700314 vout01234567 = vext_s8(vout01234567, vout01234567, 2);
315 }
316 if (c & 1) {
317 vst1_lane_s8(output, vout01234567, 0); output += 1;
318 }
319 c = 0;
320 }
321 } while (c != 0);
322 }
323
324 output = (int8_t*) ((uintptr_t) output + output_increment);
325 } while (--output_width != 0);
326}