blob: 45979c7e09ca22f312026fdb6f302029c8ba26b6 [file] [log] [blame]
Christophe Lyon073831a2011-01-24 17:37:40 +01001/*
2
3Copyright (c) 2009, 2010, 2011 STMicroelectronics
4Written by Christophe Lyon
5
6Permission is hereby granted, free of charge, to any person obtaining a copy
7of this software and associated documentation files (the "Software"), to deal
8in the Software without restriction, including without limitation the rights
9to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10copies of the Software, and to permit persons to whom the Software is
11furnished to do so, subject to the following conditions:
12
13The above copyright notice and this permission notice shall be included in
14all copies or substantial portions of the Software.
15
16THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22THE SOFTWARE.
23
24*/
25
Christophe Lyon1775be02014-07-10 13:46:54 +020026#if defined(__arm__) || defined(__aarch64__)
Christophe Lyon073831a2011-01-24 17:37:40 +010027#include <arm_neon.h>
28#else
Christophe Lyon0dab5f72011-07-19 17:14:09 +020029#include "stm-arm-neon.h"
Christophe Lyon073831a2011-01-24 17:37:40 +010030#endif
31
32#include "stm-arm-neon-ref.h"
33
34#ifndef INSN_NAME
35#define INSN_NAME vmlal_n
36#define TEST_MSG "VMLAL_N"
37#endif
38
39#define FNNAME1(NAME) void exec_ ## NAME (void)
40#define FNNAME(NAME) FNNAME1(NAME)
41
42FNNAME (INSN_NAME)
43{
44 /* vector_res = vmlxl_n(vector, vector2, val),
45 then store the result. */
46#define TEST_VMLXL_N1(INSN, T1, T2, W, W2, N, V) \
47 VECT_VAR(vector_res, T1, W, N) = INSN##_##T2##W2(VECT_VAR(vector, T1, W, N), \
48 VECT_VAR(vector2, T1, W2, N), \
49 V); \
50 vst1q_##T2##W(VECT_VAR(result, T1, W, N), VECT_VAR(vector_res, T1, W, N))
51
52#define TEST_VMLXL_N(INSN, T1, T2, W, W2, N, V) \
53 TEST_VMLXL_N1(INSN, T1, T2, W, W2, N, V)
54
55 /* With ARM RVCT, we need to declare variables before any executable
56 statement */
57 DECL_VARIABLE(vector, int, 32, 4);
58 DECL_VARIABLE(vector2, int, 16, 4);
59 DECL_VARIABLE(vector_res, int, 32, 4);
60
61 DECL_VARIABLE(vector, int, 64, 2);
62 DECL_VARIABLE(vector2, int, 32, 2);
63 DECL_VARIABLE(vector_res, int, 64, 2);
64
65 DECL_VARIABLE(vector, uint, 32, 4);
66 DECL_VARIABLE(vector2, uint, 16, 4);
67 DECL_VARIABLE(vector_res, uint, 32, 4);
68
69 DECL_VARIABLE(vector, uint, 64, 2);
70 DECL_VARIABLE(vector2, uint, 32, 2);
71 DECL_VARIABLE(vector_res, uint, 64, 2);
72
73 clean_results ();
74
Christophe Lyonf2053672014-12-16 10:26:00 +010075 VLOAD(vector, buffer, q, int, s, 32, 4);
76 VLOAD(vector, buffer, q, int, s, 64, 2);
77 VLOAD(vector, buffer, q, uint, u, 32, 4);
78 VLOAD(vector, buffer, q, uint, u, 64, 2);
Christophe Lyon073831a2011-01-24 17:37:40 +010079
Christophe Lyonf2053672014-12-16 10:26:00 +010080 VDUP(vector2, , int, s, 16, 4, 0x55);
81 VDUP(vector2, , int, s, 32, 2, 0x55);
82 VDUP(vector2, , uint, u, 16, 4, 0x55);
83 VDUP(vector2, , uint, u, 32, 2, 0x55);
Christophe Lyon073831a2011-01-24 17:37:40 +010084
85 /* Choose multiplier arbitrarily */
86 TEST_VMLXL_N(INSN_NAME, int, s, 32, 16, 4, 0x11);
87 TEST_VMLXL_N(INSN_NAME, int, s, 64, 32, 2, 0x22);
88 TEST_VMLXL_N(INSN_NAME, uint, u, 32, 16, 4, 0x33);
89 TEST_VMLXL_N(INSN_NAME, uint, u, 64, 32, 2, 0x33);
90
91 dump_results_hex (TEST_MSG);
92}