blob: 2ccbbb2de3a3fb243b1519d6f6db711ece255583 [file] [log] [blame]
Paul Beesleyca7145c2019-03-25 16:45:23 +00001Trusted Firmware-A - version 2.1
Dan Handley4def07d2018-03-01 18:44:00 +00002================================
Douglas Raillard6f625742017-06-28 15:23:03 +01003
Dan Handley4def07d2018-03-01 18:44:00 +00004Trusted Firmware-A (TF-A) provides a reference implementation of secure world
Dan Handley5b0b7272018-03-14 13:01:39 +00005software for `Armv7-A and Armv8-A`_, including a `Secure Monitor`_ executing
6at Exception Level 3 (EL3). It implements various Arm interface standards,
7such as:
Dan Handley4bf33492017-07-05 17:40:29 +01008
9- The `Power State Coordination Interface (PSCI)`_
Dan Handley4def07d2018-03-01 18:44:00 +000010- Trusted Board Boot Requirements (TBBR, Arm DEN0006C-1)
Dan Handley4bf33492017-07-05 17:40:29 +010011- `SMC Calling Convention`_
Paul Beesley3c6261b2019-01-10 15:42:39 +000012- `System Control and Management Interface (SCMI)`_
Dan Handley5b0b7272018-03-14 13:01:39 +000013- `Software Delegated Exception Interface (SDEI)`_
Dan Handley4bf33492017-07-05 17:40:29 +010014
Dan Handley5b0b7272018-03-14 13:01:39 +000015Where possible, the code is designed for reuse or porting to other Armv7-A and
16Armv8-A model and hardware platforms.
Douglas Raillard6f625742017-06-28 15:23:03 +010017
Paul Beesleyca7145c2019-03-25 16:45:23 +000018This release provides a suitable starting point for productization of secure
19world boot and runtime firmware, in either the AArch32 or AArch64 execution
20states.
21
22Users are encouraged to do their own security validation, including penetration
23testing, on any secure world code derived from TF-A.
24
Dan Handley4def07d2018-03-01 18:44:00 +000025Arm will continue development in collaboration with interested parties to
26provide a full reference implementation of Secure Monitor code and Arm standards
Dan Handley5b0b7272018-03-14 13:01:39 +000027to the benefit of all developers working with Armv7-A and Armv8-A TrustZone
28technology.
Douglas Raillard6f625742017-06-28 15:23:03 +010029
30License
31-------
32
33The software is provided under a BSD-3-Clause `license`_. Contributions to this
34project are accepted under the same license with developer sign-off as
35described in the `Contributing Guidelines`_.
36
37This project contains code from other projects as listed below. The original
38license text is included in those source files.
39
Antonio Nino Diaz27989a82018-08-17 10:45:47 +010040- The libc source code is derived from `FreeBSD`_ and `SCC`_. FreeBSD uses
41 various BSD licenses, including BSD-3-Clause and BSD-2-Clause. The SCC code
42 is used under the BSD-3-Clause license with the author's permission.
Douglas Raillard6f625742017-06-28 15:23:03 +010043
Dan Handley327cfc22018-07-25 16:42:10 +010044- The libfdt source code is disjunctively dual licensed
45 (GPL-2.0+ OR BSD-2-Clause). It is used by this project under the terms of
46 the BSD-2-Clause license. Any contributions to this code must be made under
47 the terms of both licenses.
Douglas Raillard6f625742017-06-28 15:23:03 +010048
Dan Handley327cfc22018-07-25 16:42:10 +010049- The LLVM compiler-rt source code is disjunctively dual licensed
50 (NCSA OR MIT). It is used by this project under the terms of the NCSA
51 license (also known as the University of Illinois/NCSA Open Source License),
52 which is a permissive license compatible with BSD-3-Clause. Any
53 contributions to this code must be made under the terms of both licenses.
Dan Handley4bf33492017-07-05 17:40:29 +010054
Dan Handley5b0b7272018-03-14 13:01:39 +000055- The zlib source code is licensed under the Zlib license, which is a
56 permissive license compatible with BSD-3-Clause.
57
Dan Handley327cfc22018-07-25 16:42:10 +010058- Some STMicroelectronics platform source code is disjunctively dual licensed
59 (GPL-2.0+ OR BSD-3-Clause). It is used by this project under the terms of the
60 BSD-3-Clause license. Any contributions to this code must be made under the
61 terms of both licenses.
62
Douglas Raillard6f625742017-06-28 15:23:03 +010063Functionality
Paul Beesleyca7145c2019-03-25 16:45:23 +000064-------------
Douglas Raillard6f625742017-06-28 15:23:03 +010065
Dan Handley4bf33492017-07-05 17:40:29 +010066- Initialization of the secure world, for example exception vectors, control
67 registers and interrupts for the platform.
Douglas Raillard6f625742017-06-28 15:23:03 +010068
69- Library support for CPU specific reset and power down sequences. This
Dan Handley4def07d2018-03-01 18:44:00 +000070 includes support for errata workarounds and the latest Arm DynamIQ CPUs.
Douglas Raillard6f625742017-06-28 15:23:03 +010071
Dan Handley4def07d2018-03-01 18:44:00 +000072- Drivers to enable standard initialization of Arm System IP, for example
Dan Handley4bf33492017-07-05 17:40:29 +010073 Generic Interrupt Controller (GIC), Cache Coherent Interconnect (CCI),
74 Cache Coherent Network (CCN), Network Interconnect (NIC) and TrustZone
75 Controller (TZC).
Douglas Raillard6f625742017-06-28 15:23:03 +010076
Dan Handley4bf33492017-07-05 17:40:29 +010077- A generic `SCMI`_ driver to interface with conforming power controllers, for
Dan Handley4def07d2018-03-01 18:44:00 +000078 example the Arm System Control Processor (SCP).
Douglas Raillard6f625742017-06-28 15:23:03 +010079
Dan Handley4bf33492017-07-05 17:40:29 +010080- SMC (Secure Monitor Call) handling, conforming to the `SMC Calling
81 Convention`_ using an EL3 runtime services framework.
Douglas Raillard6f625742017-06-28 15:23:03 +010082
Dan Handley4bf33492017-07-05 17:40:29 +010083- `PSCI`_ library support for CPU, cluster and system power management
84 use-cases.
85 This library is pre-integrated with the AArch64 EL3 Runtime Software, and
86 is also suitable for integration with other AArch32 EL3 Runtime Software,
87 for example an AArch32 Secure OS.
88
89- A minimal AArch32 Secure Payload (SP\_MIN) to demonstrate `PSCI`_ library
90 integration with AArch32 EL3 Runtime Software.
Douglas Raillard6f625742017-06-28 15:23:03 +010091
92- Secure Monitor library code such as world switching, EL1 context management
93 and interrupt routing.
Dan Handley4bf33492017-07-05 17:40:29 +010094 When a Secure-EL1 Payload (SP) is present, for example a Secure OS, the
Paul Beesleyd1ce4462019-01-10 16:14:04 +000095 AArch64 EL3 Runtime Software must be integrated with a Secure Payload
96 Dispatcher (SPD) component to customize the interaction with the SP.
Douglas Raillard6f625742017-06-28 15:23:03 +010097
Paul Beesleyd1ce4462019-01-10 16:14:04 +000098- A Test SP and SPD to demonstrate AArch64 Secure Monitor functionality and SP
Dan Handley4bf33492017-07-05 17:40:29 +010099 interaction with PSCI.
Douglas Raillard6f625742017-06-28 15:23:03 +0100100
Paul Beesleybe8b4d12019-01-10 15:53:12 +0000101- SPDs for the `OP-TEE Secure OS`_, `NVIDIA Trusted Little Kernel`_
Dan Handley4bf33492017-07-05 17:40:29 +0100102 and `Trusty Secure OS`_.
Douglas Raillard6f625742017-06-28 15:23:03 +0100103
104- A Trusted Board Boot implementation, conforming to all mandatory TBBR
Dan Handley4bf33492017-07-05 17:40:29 +0100105 requirements. This includes image authentication, Firmware Update (or
106 recovery mode), and packaging of the various firmware images into a
107 Firmware Image Package (FIP).
Douglas Raillard6f625742017-06-28 15:23:03 +0100108
Dan Handley5b0b7272018-03-14 13:01:39 +0000109- Pre-integration of TBB with the Arm CryptoCell product, to take advantage of
110 its hardware Root of Trust and crypto acceleration services.
111
112- Reliability, Availability, and Serviceability (RAS) functionality, including
113
114 - A Secure Partition Manager (SPM) to manage Secure Partitions in
115 Secure-EL0, which can be used to implement simple management and
116 security services.
117
118 - An SDEI dispatcher to route interrupt-based SDEI events.
119
120 - An Exception Handling Framework (EHF) that allows dispatching of EL3
121 interrupts to their registered handlers, to facilitate firmware-first
122 error handling.
123
124- A dynamic configuration framework that enables each of the firmware images
125 to be configured at runtime if required by the platform. It also enables
126 loading of a hardware configuration (for example, a kernel device tree)
127 as part of the FIP, to be passed through the firmware stages.
Dan Handley4bf33492017-07-05 17:40:29 +0100128
129- Support for alternative boot flows, for example to support platforms where
130 the EL3 Runtime Software is loaded using other firmware or a separate
Dan Handley5b0b7272018-03-14 13:01:39 +0000131 secure system processor, or where a non-TF-A ROM expects BL2 to be loaded
132 at EL3.
Dan Handley4bf33492017-07-05 17:40:29 +0100133
Dan Handley4def07d2018-03-01 18:44:00 +0000134- Support for the GCC, LLVM and Arm Compiler 6 toolchains.
Douglas Raillard6f625742017-06-28 15:23:03 +0100135
Paul Beesleyca7145c2019-03-25 16:45:23 +0000136- Support for combining several libraries into a "romlib" image that may be
137 shared across images to reduce memory footprint. The romlib image is stored
138 in ROM but is accessed through a jump-table that may be stored
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100139 in read-write memory, allowing for the library code to be patched.
140
Paul Beesleyca7145c2019-03-25 16:45:23 +0000141- A prototype implementation of a Secure Partition Manager (SPM) that is based
142 on the SPCI and SPRT specifications.
143
144- Support for ARMv8.3 pointer authentication in the normal and secure worlds.
145 The use of pointer authentication in the normal world is enabled whenever
146 architectural support is available, without the need for additional build
147 flags. Use of pointer authentication in the secure world remains an
148 experimental configuration at this time and requires the ``ENABLE_PAUTH``
149 build flag to be set.
150
151- Position-Independent Executable (PIE) support. Initially for BL31 only, with
152 further support to be added in a future release.
153
Douglas Raillard6f625742017-06-28 15:23:03 +0100154For a full description of functionality and implementation details, please
155see the `Firmware Design`_ and supporting documentation. The `Change Log`_
156provides details of changes made since the last release.
157
158Platforms
Paul Beesleyca7145c2019-03-25 16:45:23 +0000159---------
Douglas Raillard6f625742017-06-28 15:23:03 +0100160
Paul Beesleyd1ce4462019-01-10 16:14:04 +0000161Various AArch32 and AArch64 builds of this release have been tested on r0, r1
162and r2 variants of the `Juno Arm Development Platform`_.
Douglas Raillard6f625742017-06-28 15:23:03 +0100163
Dan Handley4def07d2018-03-01 18:44:00 +0000164Various AArch64 builds of this release have been tested on the following Arm
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100165Fixed Virtual Platforms (`FVP`_) without shifted affinities that do not
Dan Handley5b0b7272018-03-14 13:01:39 +0000166support threaded CPU cores (64-bit host machine only):
Douglas Raillard6f625742017-06-28 15:23:03 +0100167
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100168NOTE: Unless otherwise stated, the model version is Version 11.4 Build 37.
Douglas Raillard6f625742017-06-28 15:23:03 +0100169
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100170- ``FVP_Base_Aresx4``
171- ``FVP_Base_AEMv8A-AEMv8A``
172- ``FVP_Base_AEMv8A-AEMv8A-AEMv8A-AEMv8A-CCN502``
173- ``FVP_Base_AEMv8A-AEMv8A``
174- ``FVP_Base_RevC-2xAEMv8A``
175- ``FVP_Base_Cortex-A32x4``
Dan Handley4bf33492017-07-05 17:40:29 +0100176- ``FVP_Base_Cortex-A35x4``
177- ``FVP_Base_Cortex-A53x4``
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100178- ``FVP_Base_Cortex-A55x4+Cortex-A75x4``
179- ``FVP_Base_Cortex-A55x4``
Dan Handley4bf33492017-07-05 17:40:29 +0100180- ``FVP_Base_Cortex-A57x4-A53x4``
181- ``FVP_Base_Cortex-A57x4``
182- ``FVP_Base_Cortex-A72x4-A53x4``
183- ``FVP_Base_Cortex-A72x4``
184- ``FVP_Base_Cortex-A73x4-A53x4``
185- ``FVP_Base_Cortex-A73x4``
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100186- ``FVP_Base_Cortex-A75x4``
187- ``FVP_Base_Cortex-A76x4``
188- ``FVP_CSS_SGI-575`` (Version 11.3 build 40)
189- ``Foundation_Platform``
Dan Handley5b0b7272018-03-14 13:01:39 +0000190
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100191The latest version of the AArch32 build of TF-A has been tested on the following
192Arm FVPs without shifted affinities that do not support threaded CPU cores
193(64-bit host machine only).
Dan Handley4bf33492017-07-05 17:40:29 +0100194
Dan Handley5b0b7272018-03-14 13:01:39 +0000195- ``FVP_Base_AEMv8A-AEMv8A``
Dan Handley4bf33492017-07-05 17:40:29 +0100196- ``FVP_Base_Cortex-A32x4``
Douglas Raillard6f625742017-06-28 15:23:03 +0100197
198The Foundation FVP can be downloaded free of charge. The Base FVPs can be
Dan Handley4def07d2018-03-01 18:44:00 +0000199licensed from Arm. See the `Arm FVP website`_.
Dan Handley4bf33492017-07-05 17:40:29 +0100200
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100201All the above platforms have been tested with `Linaro Release 18.04`_.
Douglas Raillard6f625742017-06-28 15:23:03 +0100202
203This release also contains the following platform support:
204
Paul Beesleyca7145c2019-03-25 16:45:23 +0000205- Allwinner sun50i_a64 and sun50i_h6
Antonio Nino Diaz37f647a2018-10-10 23:52:39 +0100206- Amlogic Meson S905 (GXBB)
Paul Beesleyca7145c2019-03-25 16:45:23 +0000207- Arm Juno Software Development Platform
208- Arm Neoverse N1 System Development Platform (N1SDP)
209- Arm Neoverse Reference Design N1 Edge (RD-N1-Edge) FVP
210- Arm Neoverse Reference Design E1 Edge (RD-E1-Edge) FVP
211- Arm SGI-575 and SGM-775
212- Arm Versatile Express FVP
Dan Handley5b0b7272018-03-14 13:01:39 +0000213- HiKey, HiKey960 and Poplar boards
Paul Beesleyca7145c2019-03-25 16:45:23 +0000214- Intel Stratix 10 SoC FPGA
Antonio Nino Diaz91ce07b2019-01-17 12:16:07 +0000215- Marvell Armada 3700 and 8K
Douglas Raillard6f625742017-06-28 15:23:03 +0100216- MediaTek MT6795 and MT8173 SoCs
Antonio Nino Diaz91ce07b2019-01-17 12:16:07 +0000217- NVIDIA T132, T186 and T210 SoCs
Paul Beesleyca7145c2019-03-25 16:45:23 +0000218- NXP QorIQ LS1043A, i.MX8MM, i.MX8MQ, i.MX8QX, i.MX8QM and i.MX7Solo WaRP7
Antonio Nino Diaz91ce07b2019-01-17 12:16:07 +0000219- QEMU
220- Raspberry Pi 3
Paul Beesleyca7145c2019-03-25 16:45:23 +0000221- Renesas R-Car Generation 3
Dan Handley4bf33492017-07-05 17:40:29 +0100222- RockChip RK3328, RK3368 and RK3399 SoCs
Sumit Garg150c38e2018-06-21 11:28:18 +0530223- Socionext UniPhier SoC family and SynQuacer SC2A11 SoCs
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100224- STMicroelectronics STM32MP1
Nishanth Menon1841c532016-10-14 01:13:34 +0000225- Texas Instruments K3 SoCs
Antonio Nino Diaz91ce07b2019-01-17 12:16:07 +0000226- Xilinx Versal and Zynq UltraScale + MPSoC
Douglas Raillard6f625742017-06-28 15:23:03 +0100227
Dan Handley5b0b7272018-03-14 13:01:39 +0000228Still to come
Paul Beesleyca7145c2019-03-25 16:45:23 +0000229-------------
Douglas Raillard6f625742017-06-28 15:23:03 +0100230
Paul Beesleyca7145c2019-03-25 16:45:23 +0000231- Support for additional platforms.
Douglas Raillard6f625742017-06-28 15:23:03 +0100232
Paul Beesleyca7145c2019-03-25 16:45:23 +0000233- Refinements to Position Independent Executable (PIE) support.
234
235- Refinements to SPCI-compliant SPM implementation.
236
237- Documentation enhancements.
Dan Handley5b0b7272018-03-14 13:01:39 +0000238
Douglas Raillard6f625742017-06-28 15:23:03 +0100239- Ongoing support for new architectural features, CPUs and System IP.
240
Dan Handley5b0b7272018-03-14 13:01:39 +0000241- Ongoing support for new Arm system architecture specifications.
Douglas Raillard6f625742017-06-28 15:23:03 +0100242
243- Ongoing security hardening, optimization and quality improvements.
244
Dan Handley4bf33492017-07-05 17:40:29 +0100245For a full list of detailed issues in the current code, please see the `Change
246Log`_ and the `GitHub issue tracker`_.
Douglas Raillard6f625742017-06-28 15:23:03 +0100247
Dan Handley5b0b7272018-03-14 13:01:39 +0000248Getting started
Douglas Raillard6f625742017-06-28 15:23:03 +0100249---------------
250
Dan Handley4def07d2018-03-01 18:44:00 +0000251Get the TF-A source code from `GitHub`_.
Douglas Raillard6f625742017-06-28 15:23:03 +0100252
Paul Beesleyd1ce4462019-01-10 16:14:04 +0000253See the `User Guide`_ for instructions on how to install, build and use TF-A
254with the Arm `FVP`_\ s.
Douglas Raillard6f625742017-06-28 15:23:03 +0100255
Paul Beesleyd1ce4462019-01-10 16:14:04 +0000256See the `Firmware Design`_ for information on how TF-A works.
Douglas Raillard6f625742017-06-28 15:23:03 +0100257
258See the `Porting Guide`_ as well for information about how to use this
Dan Handley5b0b7272018-03-14 13:01:39 +0000259software on another Armv7-A or Armv8-A platform.
Douglas Raillard6f625742017-06-28 15:23:03 +0100260
261See the `Contributing Guidelines`_ for information on how to contribute to this
262project and the `Acknowledgments`_ file for a list of contributors to the
263project.
264
Paul Beesleyca7145c2019-03-25 16:45:23 +0000265Documentation contents
266~~~~~~~~~~~~~~~~~~~~~~
267
268The `Trusted Firmware-A Documentation Contents`_ page contains an overview of
269the documentation that is available, with links to facilitate easier browsing.
270
Dimitris Papastamos8dd7bc62018-07-30 15:38:04 +0100271IRC channel
272~~~~~~~~~~~
273
274Development discussion takes place on the #trusted-firmware-a channel
275on the Freenode IRC network. This is not an official support channel.
276If you have an issue to raise, please use the `GitHub issue tracker`_.
277
Douglas Raillard6f625742017-06-28 15:23:03 +0100278Feedback and support
279~~~~~~~~~~~~~~~~~~~~
280
Dan Handley4def07d2018-03-01 18:44:00 +0000281Arm welcomes any feedback on TF-A. If you think you have found a security
282vulnerability, please report this using the process defined in the TF-A
Sandrine Bailleux3655ed82019-03-12 15:07:27 +0100283`Security Center`_. For all other feedback, please use the
Dan Handley4bf33492017-07-05 17:40:29 +0100284`GitHub issue tracker`_.
Douglas Raillard6f625742017-06-28 15:23:03 +0100285
Dan Handley4def07d2018-03-01 18:44:00 +0000286Arm licensees may contact Arm directly via their partner managers.
Douglas Raillard6f625742017-06-28 15:23:03 +0100287
Joel Huttond0f98092019-02-26 16:23:54 +0000288Security advisories
Paul Beesleyca7145c2019-03-25 16:45:23 +0000289-------------------
Joel Huttond0f98092019-02-26 16:23:54 +0000290
Sandrine Bailleux74f1f642019-03-12 15:10:49 +0100291- `Security Advisory TFV-1`_
292- `Security Advisory TFV-2`_
293- `Security Advisory TFV-3`_
294- `Security Advisory TFV-4`_
295- `Security Advisory TFV-5`_
296- `Security Advisory TFV-6`_
297- `Security Advisory TFV-7`_
298- `Security Advisory TFV-8`_
Joel Huttond0f98092019-02-26 16:23:54 +0000299
300
Douglas Raillard6f625742017-06-28 15:23:03 +0100301--------------
302
Antonio Nino Diaz91ce07b2019-01-17 12:16:07 +0000303*Copyright (c) 2013-2019, Arm Limited and Contributors. All rights reserved.*
Douglas Raillard6f625742017-06-28 15:23:03 +0100304
Dan Handley5b0b7272018-03-14 13:01:39 +0000305.. _Armv7-A and Armv8-A: https://developer.arm.com/products/architecture/a-profile
Douglas Raillard6f625742017-06-28 15:23:03 +0100306.. _Secure Monitor: http://www.arm.com/products/processors/technologies/trustzone/tee-smc.php
Dan Handley4bf33492017-07-05 17:40:29 +0100307.. _Power State Coordination Interface (PSCI): PSCI_
308.. _PSCI: http://infocenter.arm.com/help/topic/com.arm.doc.den0022d/Power_State_Coordination_Interface_PDD_v1_1_DEN0022D.pdf
309.. _SMC Calling Convention: http://infocenter.arm.com/help/topic/com.arm.doc.den0028b/ARM_DEN0028B_SMC_Calling_Convention.pdf
Paul Beesley3c6261b2019-01-10 15:42:39 +0000310.. _System Control and Management Interface (SCMI): SCMI_
Dan Handley4bf33492017-07-05 17:40:29 +0100311.. _SCMI: http://infocenter.arm.com/help/topic/com.arm.doc.den0056a/DEN0056A_System_Control_and_Management_Interface.pdf
danh-armed811262018-03-20 17:01:39 +0000312.. _Software Delegated Exception Interface (SDEI): SDEI_
Dan Handley5b0b7272018-03-14 13:01:39 +0000313.. _SDEI: http://infocenter.arm.com/help/topic/com.arm.doc.den0054a/ARM_DEN0054A_Software_Delegated_Exception_Interface.pdf
Dan Handley4def07d2018-03-01 18:44:00 +0000314.. _Juno Arm Development Platform: http://www.arm.com/products/tools/development-boards/versatile-express/juno-arm-development-platform.php
315.. _Arm FVP website: FVP_
Dan Handley4bf33492017-07-05 17:40:29 +0100316.. _FVP: https://developer.arm.com/products/system-design/fixed-virtual-platforms
Joanna Farleyd83bf0b2018-09-11 15:51:31 +0100317.. _Linaro Release 18.04: https://community.arm.com/dev-platforms/b/documents/posts/linaro-release-notes-deprecated#LinaroRelease18.04
Douglas Raillard6f625742017-06-28 15:23:03 +0100318.. _OP-TEE Secure OS: https://github.com/OP-TEE/optee_os
Paul Beesleybe8b4d12019-01-10 15:53:12 +0000319.. _NVIDIA Trusted Little Kernel: http://nv-tegra.nvidia.com/gitweb/?p=3rdparty/ote_partner/tlk.git;a=summary
Dan Handley4bf33492017-07-05 17:40:29 +0100320.. _Trusty Secure OS: https://source.android.com/security/trusty
321.. _GitHub: https://www.github.com/ARM-software/arm-trusted-firmware
322.. _GitHub issue tracker: https://github.com/ARM-software/tf-issues/issues
Joel Huttond0f98092019-02-26 16:23:54 +0000323.. _Security Center: ./docs/security-center.rst
Dan Handley4bf33492017-07-05 17:40:29 +0100324.. _license: ./license.rst
325.. _Contributing Guidelines: ./contributing.rst
326.. _Acknowledgments: ./acknowledgements.rst
Douglas Raillard6f625742017-06-28 15:23:03 +0100327.. _Firmware Design: ./docs/firmware-design.rst
328.. _Change Log: ./docs/change-log.rst
Douglas Raillard6f625742017-06-28 15:23:03 +0100329.. _User Guide: ./docs/user-guide.rst
330.. _Porting Guide: ./docs/porting-guide.rst
Antonio Nino Diaz27989a82018-08-17 10:45:47 +0100331.. _FreeBSD: http://www.freebsd.org
332.. _SCC: http://www.simple-cc.org/
Joel Huttond0f98092019-02-26 16:23:54 +0000333.. _Security Advisory TFV-1: ./docs/security_advisories/security-advisory-tfv-1.rst
334.. _Security Advisory TFV-2: ./docs/security_advisories/security-advisory-tfv-2.rst
335.. _Security Advisory TFV-3: ./docs/security_advisories/security-advisory-tfv-3.rst
336.. _Security Advisory TFV-4: ./docs/security_advisories/security-advisory-tfv-4.rst
337.. _Security Advisory TFV-5: ./docs/security_advisories/security-advisory-tfv-5.rst
338.. _Security Advisory TFV-6: ./docs/security_advisories/security-advisory-tfv-6.rst
339.. _Security Advisory TFV-7: ./docs/security_advisories/security-advisory-tfv-7.rst
340.. _Security Advisory TFV-8: ./docs/security_advisories/security-advisory-tfv-8.rst
Paul Beesleyca7145c2019-03-25 16:45:23 +0000341.. _Trusted Firmware-A Documentation Contents: ./docs/contents.rst