blob: 3ce1bea9dec3fb62d96fad92835213167af70b04 [file] [log] [blame]
/*
* Copyright © 2011,2012 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Chris Wilson <chris@chris-wilson.co.uk>
* Daniel Vetter <daniel.vetter@ffwll.ch>
*
*/
/*
* Testcase: run a couple of big batches to force the unbind on misalignment code.
*/
#include "igt.h"
#include <unistd.h>
#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#include <string.h>
#include <fcntl.h>
#include <inttypes.h>
#include <errno.h>
#include <sys/stat.h>
#include <sys/ioctl.h>
#include <sys/time.h>
#include <drm.h>
IGT_TEST_DESCRIPTION("Run a couple of big batches to force the unbind on"
" misalignment code.");
#define HEIGHT 256
#define WIDTH 1024
static void
copy(int fd, uint32_t dst, uint32_t src, uint32_t *all_bo,
uint64_t n_bo, uint64_t alignment, int error)
{
uint32_t batch[12];
struct drm_i915_gem_relocation_entry reloc[2];
struct drm_i915_gem_exec_object2 *obj;
struct drm_i915_gem_execbuffer2 exec;
uint32_t handle;
int n, ret, i=0;
batch[i++] = (XY_SRC_COPY_BLT_CMD |
XY_SRC_COPY_BLT_WRITE_ALPHA |
XY_SRC_COPY_BLT_WRITE_RGB | 6);
if (intel_gen(intel_get_drm_devid(fd)) >= 8)
batch[i - 1] += 2;
batch[i++] = (3 << 24) | /* 32 bits */
(0xcc << 16) | /* copy ROP */
WIDTH*4;
batch[i++] = 0; /* dst x1,y1 */
batch[i++] = (HEIGHT << 16) | WIDTH; /* dst x2,y2 */
batch[i++] = 0; /* dst reloc */
if (intel_gen(intel_get_drm_devid(fd)) >= 8)
batch[i++] = 0; /* FIXME */
batch[i++] = 0; /* src x1,y1 */
batch[i++] = WIDTH*4;
batch[i++] = 0; /* src reloc */
if (intel_gen(intel_get_drm_devid(fd)) >= 8)
batch[i++] = 0; /* FIXME */
batch[i++] = MI_BATCH_BUFFER_END;
batch[i++] = MI_NOOP;
handle = gem_create(fd, 4096);
gem_write(fd, handle, 0, batch, sizeof(batch));
reloc[0].target_handle = dst;
reloc[0].delta = 0;
reloc[0].offset = 4 * sizeof(batch[0]);
reloc[0].presumed_offset = 0;
reloc[0].read_domains = I915_GEM_DOMAIN_RENDER;
reloc[0].write_domain = I915_GEM_DOMAIN_RENDER;
reloc[1].target_handle = src;
reloc[1].delta = 0;
reloc[1].offset = 7 * sizeof(batch[0]);
reloc[1].presumed_offset = 0;
reloc[1].read_domains = I915_GEM_DOMAIN_RENDER;
reloc[1].write_domain = 0;
obj = calloc(n_bo + 1, sizeof(*obj));
for (n = 0; n < n_bo; n++) {
obj[n].handle = all_bo[n];
obj[n].alignment = alignment;
}
obj[n].handle = handle;
obj[n].relocation_count = 2;
obj[n].relocs_ptr = (uintptr_t)reloc;
exec.buffers_ptr = (uintptr_t)obj;
exec.buffer_count = n_bo + 1;
exec.batch_start_offset = 0;
exec.batch_len = i * 4;
exec.DR1 = exec.DR4 = 0;
exec.num_cliprects = 0;
exec.cliprects_ptr = 0;
exec.flags = HAS_BLT_RING(intel_get_drm_devid(fd)) ? I915_EXEC_BLT : 0;
i915_execbuffer2_set_context_id(exec, 0);
exec.rsvd2 = 0;
ret = drmIoctl(fd, DRM_IOCTL_I915_GEM_EXECBUFFER2, &exec);
if (ret)
ret = errno;
igt_assert_eq(ret, error);
gem_close(fd, handle);
free(obj);
}
static void minor_evictions(int fd, uint64_t size, uint64_t count)
{
uint32_t *bo, *sel;
uint64_t n, m, alignment;
int pass, fail;
intel_require_memory(2 * count, size, CHECK_RAM);
bo = malloc(3*count*sizeof(*bo));
igt_assert(bo);
for (n = 0; n < 2*count; n++)
bo[n] = gem_create(fd, size);
sel = bo + n;
for (alignment = m = 4096; alignment <= size; alignment <<= 1) {
for (fail = 0; fail < 10; fail++) {
for (pass = 0; pass < 100; pass++) {
for (n = 0; n < count; n++, m += 7)
sel[n] = bo[m%(2*count)];
copy(fd, sel[0], sel[1], sel, count, alignment, 0);
}
copy(fd, bo[0], bo[0], bo, 2*count, alignment, ENOSPC);
}
}
for (n = 0; n < 2*count; n++)
gem_close(fd, bo[n]);
free(bo);
}
static void major_evictions(int fd, uint64_t size, uint64_t count)
{
uint64_t n, m, alignment, max;
int loop;
uint32_t *bo;
intel_require_memory(count, size, CHECK_RAM);
bo = malloc(count*sizeof(*bo));
igt_assert(bo);
for (n = 0; n < count; n++)
bo[n] = gem_create(fd, size);
max = gem_aperture_size(fd) - size;
for (alignment = m = 4096; alignment < max; alignment <<= 1) {
for (loop = 0; loop < 100; loop++, m += 17) {
n = m % count;
copy(fd, bo[n], bo[n], &bo[n], 1, alignment, 0);
}
}
for (n = 0; n < count; n++)
gem_close(fd, bo[n]);
free(bo);
}
igt_main
{
uint64_t size, count;
int fd = -1;
igt_fixture {
fd = drm_open_driver(DRIVER_INTEL);
}
igt_subtest("minor-normal") {
size = 1024 * 1024;
count = 3*gem_aperture_size(fd) / size / 4;
minor_evictions(fd, size, count);
}
igt_subtest("major-normal") {
size = 3*gem_aperture_size(fd) / 4;
count = 4;
major_evictions(fd, size, count);
}
igt_fork_signal_helper();
igt_subtest("minor-interruptible") {
size = 1024 * 1024;
count = 3*gem_aperture_size(fd) / size / 4;
minor_evictions(fd, size, count);
}
igt_subtest("major-interruptible") {
size = 3*gem_aperture_size(fd) / 4;
count = 4;
major_evictions(fd, size, count);
}
igt_subtest("minor-hang") {
igt_fork_hang_helper();
size = 1024 * 1024;
count = 3*gem_aperture_size(fd) / size / 4;
minor_evictions(fd, size, count);
}
igt_subtest("major-hang") {
size = 3*gem_aperture_size(fd) / 4;
count = 4;
major_evictions(fd, size, count);
}
igt_stop_signal_helper();
igt_fixture {
igt_stop_hang_helper();
close(fd);
}
}