blob: 0eac04b03d8c1fac64a83f5440c90b2e4391d73d [file] [log] [blame]
/*
* Copyright © 2011 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Chris Wilson <chris@chris-wilson.co.uk>
*
*/
#include <unistd.h>
#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#include <string.h>
#include <fcntl.h>
#include <inttypes.h>
#include <errno.h>
#include <sys/stat.h>
#include <sys/ioctl.h>
#include <sys/time.h>
#include <time.h>
#include "drm.h"
#include "ioctl_wrappers.h"
#include "drmtest.h"
#include "intel_io.h"
#include "igt_stats.h"
enum mode { NOP, CREATE, SWITCH, DEFAULT };
#define SYNC 0x1
#define LOCAL_I915_EXEC_NO_RELOC (1<<11)
#define LOCAL_I915_EXEC_HANDLE_LUT (1<<12)
static double elapsed(const struct timespec *start,
const struct timespec *end)
{
return (end->tv_sec - start->tv_sec) + 1e-9*(end->tv_nsec - start->tv_nsec);
}
static uint32_t batch(int fd)
{
const uint32_t buf[] = {MI_BATCH_BUFFER_END};
uint32_t handle = gem_create(fd, 4096);
gem_write(fd, handle, 0, buf, sizeof(buf));
return handle;
}
static uint32_t __gem_context_create(int fd)
{
struct drm_i915_gem_context_create create;
memset(&create, 0, sizeof(create));
drmIoctl(fd, DRM_IOCTL_I915_GEM_CONTEXT_CREATE, &create);
return create.ctx_id;
}
static int loop(unsigned ring,
int reps,
enum mode mode,
int ncpus,
unsigned flags)
{
struct drm_i915_gem_execbuffer2 execbuf;
struct drm_i915_gem_exec_object2 obj;
double *shared;
int fds[2], fd;
shared = mmap(0, 4096, PROT_WRITE, MAP_SHARED | MAP_ANON, -1, 0);
fd = fds[0] = drm_open_driver(DRIVER_INTEL);
fds[1] = drm_open_driver(DRIVER_INTEL);
memset(&obj, 0, sizeof(obj));
obj.handle = batch(fd);
igt_assert(gem_open(fds[1], gem_flink(fds[0], obj.handle)) == obj.handle);
memset(&execbuf, 0, sizeof(execbuf));
execbuf.buffers_ptr = (uintptr_t)&obj;
execbuf.buffer_count = 1;
execbuf.flags = ring;
execbuf.flags |= LOCAL_I915_EXEC_HANDLE_LUT;
execbuf.flags |= LOCAL_I915_EXEC_NO_RELOC;
if (mode != DEFAULT) {
execbuf.rsvd1 = __gem_context_create(fd);
if (execbuf.rsvd1 == 0)
return 77;
}
if (__gem_execbuf(fd, &execbuf)) {
execbuf.flags = ring;
if (__gem_execbuf(fd, &execbuf))
return 77;
}
if (mode != DEFAULT && mode != NOP)
gem_context_destroy(fd, execbuf.rsvd1);
while (reps--) {
sleep(1); /* wait for the hw to go back to sleep */
memset(shared, 0, 4096);
igt_fork(child, ncpus) {
struct timespec start, end;
unsigned count = 0;
uint32_t ctx = 0;
if (mode != DEFAULT && mode != NOP) {
execbuf.rsvd1 = __gem_context_create(fd);
ctx = gem_context_create(fd);
}
clock_gettime(CLOCK_MONOTONIC, &start);
do {
uint32_t tmp;
switch (mode) {
case CREATE:
ctx = execbuf.rsvd1;
execbuf.rsvd1 = gem_context_create(fd);
break;
case SWITCH:
tmp = execbuf.rsvd1;
execbuf.rsvd1 = ctx;
ctx = tmp;
break;
case DEFAULT:
fd = fds[count & 1];
break;
case NOP:
break;
}
gem_execbuf(fd, &execbuf);
count++;
if (mode == CREATE)
gem_context_destroy(fd, ctx);
if (flags & SYNC)
gem_sync(fd, obj.handle);
clock_gettime(CLOCK_MONOTONIC, &end);
} while (elapsed(&start, &end) < 2.);
gem_sync(fd, obj.handle);
clock_gettime(CLOCK_MONOTONIC, &end);
shared[child] = 1e6*elapsed(&start, &end) / count;
if (mode != DEFAULT && mode != NOP) {
if (mode != CREATE)
gem_context_destroy(fd, ctx);
gem_context_destroy(fd, execbuf.rsvd1);
}
}
igt_waitchildren();
for (int child = 0; child < ncpus; child++)
shared[ncpus] += shared[child];
printf("%7.3f\n", shared[ncpus] / ncpus);
}
return 0;
}
int main(int argc, char **argv)
{
unsigned ring = I915_EXEC_RENDER;
unsigned flags = 0;
enum mode mode = NOP;
int reps = 1;
int ncpus = 1;
int c;
while ((c = getopt (argc, argv, "e:r:b:sf")) != -1) {
switch (c) {
case 'e':
if (strcmp(optarg, "rcs") == 0)
ring = I915_EXEC_RENDER;
else if (strcmp(optarg, "vcs") == 0)
ring = I915_EXEC_BSD;
else if (strcmp(optarg, "bcs") == 0)
ring = I915_EXEC_BLT;
else if (strcmp(optarg, "vecs") == 0)
ring = I915_EXEC_VEBOX;
else
ring = atoi(optarg);
break;
case 'b':
if (strcmp(optarg, "create") == 0)
mode = CREATE;
else if (strcmp(optarg, "switch") == 0)
mode = SWITCH;
else if (strcmp(optarg, "default") == 0)
mode = DEFAULT;
else if (strcmp(optarg, "nop") == 0)
mode = NOP;
else
abort();
break;
case 'f':
ncpus = sysconf(_SC_NPROCESSORS_ONLN);
break;
case 'r':
reps = atoi(optarg);
if (reps < 1)
reps = 1;
break;
case 's':
flags |= SYNC;
break;
default:
break;
}
}
return loop(ring, reps, mode, ncpus, flags);
}