Alex Deucher | 0936139 | 2015-04-20 12:04:22 -0400 | [diff] [blame] | 1 | /* |
| 2 | * Copyright © 2014 Advanced Micro Devices, Inc. |
| 3 | * All Rights Reserved. |
| 4 | * |
| 5 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 6 | * copy of this software and associated documentation files (the "Software"), |
| 7 | * to deal in the Software without restriction, including without limitation |
| 8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 9 | * and/or sell copies of the Software, and to permit persons to whom the |
| 10 | * Software is furnished to do so, subject to the following conditions: |
| 11 | * |
| 12 | * The above copyright notice and this permission notice shall be included in |
| 13 | * all copies or substantial portions of the Software. |
| 14 | * |
| 15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 21 | * OTHER DEALINGS IN THE SOFTWARE. |
| 22 | */ |
| 23 | |
| 24 | #include <errno.h> |
| 25 | #include <string.h> |
| 26 | |
| 27 | #include "amdgpu.h" |
| 28 | #include "amdgpu_drm.h" |
| 29 | #include "amdgpu_internal.h" |
| 30 | #include "xf86drm.h" |
| 31 | |
| 32 | int amdgpu_query_info(amdgpu_device_handle dev, unsigned info_id, |
| 33 | unsigned size, void *value) |
| 34 | { |
| 35 | struct drm_amdgpu_info request; |
| 36 | |
| 37 | memset(&request, 0, sizeof(request)); |
| 38 | request.return_pointer = (uintptr_t)value; |
| 39 | request.return_size = size; |
| 40 | request.query = info_id; |
| 41 | |
| 42 | return drmCommandWrite(dev->fd, DRM_AMDGPU_INFO, &request, |
| 43 | sizeof(struct drm_amdgpu_info)); |
| 44 | } |
| 45 | |
| 46 | int amdgpu_query_crtc_from_id(amdgpu_device_handle dev, unsigned id, |
| 47 | int32_t *result) |
| 48 | { |
| 49 | struct drm_amdgpu_info request; |
| 50 | |
| 51 | memset(&request, 0, sizeof(request)); |
| 52 | request.return_pointer = (uintptr_t)result; |
| 53 | request.return_size = sizeof(*result); |
| 54 | request.query = AMDGPU_INFO_CRTC_FROM_ID; |
| 55 | request.mode_crtc.id = id; |
| 56 | |
| 57 | return drmCommandWrite(dev->fd, DRM_AMDGPU_INFO, &request, |
| 58 | sizeof(struct drm_amdgpu_info)); |
| 59 | } |
| 60 | |
| 61 | int amdgpu_read_mm_registers(amdgpu_device_handle dev, unsigned dword_offset, |
| 62 | unsigned count, uint32_t instance, uint32_t flags, |
| 63 | uint32_t *values) |
| 64 | { |
| 65 | struct drm_amdgpu_info request; |
| 66 | |
| 67 | memset(&request, 0, sizeof(request)); |
| 68 | request.return_pointer = (uintptr_t)values; |
| 69 | request.return_size = count * sizeof(uint32_t); |
| 70 | request.query = AMDGPU_INFO_READ_MMR_REG; |
| 71 | request.read_mmr_reg.dword_offset = dword_offset; |
| 72 | request.read_mmr_reg.count = count; |
| 73 | request.read_mmr_reg.instance = instance; |
| 74 | request.read_mmr_reg.flags = flags; |
| 75 | |
| 76 | return drmCommandWrite(dev->fd, DRM_AMDGPU_INFO, &request, |
| 77 | sizeof(struct drm_amdgpu_info)); |
| 78 | } |
| 79 | |
| 80 | int amdgpu_query_hw_ip_count(amdgpu_device_handle dev, unsigned type, |
| 81 | uint32_t *count) |
| 82 | { |
| 83 | struct drm_amdgpu_info request; |
| 84 | |
| 85 | memset(&request, 0, sizeof(request)); |
| 86 | request.return_pointer = (uintptr_t)count; |
| 87 | request.return_size = sizeof(*count); |
| 88 | request.query = AMDGPU_INFO_HW_IP_COUNT; |
| 89 | request.query_hw_ip.type = type; |
| 90 | |
| 91 | return drmCommandWrite(dev->fd, DRM_AMDGPU_INFO, &request, |
| 92 | sizeof(struct drm_amdgpu_info)); |
| 93 | } |
| 94 | |
| 95 | int amdgpu_query_hw_ip_info(amdgpu_device_handle dev, unsigned type, |
| 96 | unsigned ip_instance, |
| 97 | struct drm_amdgpu_info_hw_ip *info) |
| 98 | { |
| 99 | struct drm_amdgpu_info request; |
| 100 | |
| 101 | memset(&request, 0, sizeof(request)); |
| 102 | request.return_pointer = (uintptr_t)info; |
| 103 | request.return_size = sizeof(*info); |
| 104 | request.query = AMDGPU_INFO_HW_IP_INFO; |
| 105 | request.query_hw_ip.type = type; |
| 106 | request.query_hw_ip.ip_instance = ip_instance; |
| 107 | |
| 108 | return drmCommandWrite(dev->fd, DRM_AMDGPU_INFO, &request, |
| 109 | sizeof(struct drm_amdgpu_info)); |
| 110 | } |
| 111 | |
| 112 | int amdgpu_query_firmware_version(amdgpu_device_handle dev, unsigned fw_type, |
| 113 | unsigned ip_instance, unsigned index, |
| 114 | uint32_t *version, uint32_t *feature) |
| 115 | { |
| 116 | struct drm_amdgpu_info request; |
| 117 | struct drm_amdgpu_info_firmware firmware; |
| 118 | int r; |
| 119 | |
| 120 | memset(&request, 0, sizeof(request)); |
| 121 | request.return_pointer = (uintptr_t)&firmware; |
| 122 | request.return_size = sizeof(firmware); |
| 123 | request.query = AMDGPU_INFO_FW_VERSION; |
| 124 | request.query_fw.fw_type = fw_type; |
| 125 | request.query_fw.ip_instance = ip_instance; |
| 126 | request.query_fw.index = index; |
| 127 | |
| 128 | r = drmCommandWrite(dev->fd, DRM_AMDGPU_INFO, &request, |
| 129 | sizeof(struct drm_amdgpu_info)); |
| 130 | if (r) |
| 131 | return r; |
| 132 | |
| 133 | *version = firmware.ver; |
| 134 | *feature = firmware.feature; |
| 135 | return 0; |
| 136 | } |
| 137 | |
| 138 | int amdgpu_query_gpu_info_init(amdgpu_device_handle dev) |
| 139 | { |
| 140 | int r, i; |
| 141 | |
| 142 | r = amdgpu_query_info(dev, AMDGPU_INFO_DEV_INFO, sizeof(dev->dev_info), |
| 143 | &dev->dev_info); |
| 144 | if (r) |
| 145 | return r; |
| 146 | |
| 147 | dev->info.asic_id = dev->dev_info.device_id; |
| 148 | dev->info.chip_rev = dev->dev_info.chip_rev; |
| 149 | dev->info.chip_external_rev = dev->dev_info.external_rev; |
| 150 | dev->info.family_id = dev->dev_info.family; |
| 151 | dev->info.max_engine_clk = dev->dev_info.max_engine_clock; |
Ken Wang | fc9fc7d | 2015-06-03 17:07:44 +0800 | [diff] [blame] | 152 | dev->info.max_memory_clk = dev->dev_info.max_memory_clock; |
Alex Deucher | 0936139 | 2015-04-20 12:04:22 -0400 | [diff] [blame] | 153 | dev->info.gpu_counter_freq = dev->dev_info.gpu_counter_freq; |
| 154 | dev->info.enabled_rb_pipes_mask = dev->dev_info.enabled_rb_pipes_mask; |
| 155 | dev->info.rb_pipes = dev->dev_info.num_rb_pipes; |
| 156 | dev->info.ids_flags = dev->dev_info.ids_flags; |
| 157 | dev->info.num_hw_gfx_contexts = dev->dev_info.num_hw_gfx_contexts; |
| 158 | dev->info.num_shader_engines = dev->dev_info.num_shader_engines; |
| 159 | dev->info.num_shader_arrays_per_engine = |
| 160 | dev->dev_info.num_shader_arrays_per_engine; |
Ken Wang | 4bf2941 | 2015-06-03 17:15:29 +0800 | [diff] [blame] | 161 | dev->info.vram_type = dev->dev_info.vram_type; |
| 162 | dev->info.vram_bit_width = dev->dev_info.vram_bit_width; |
Ken Wang | cdd1edc | 2015-06-03 17:21:27 +0800 | [diff] [blame] | 163 | dev->info.ce_ram_size = dev->dev_info.ce_ram_size; |
Leo Liu | d2cbe9e | 2015-07-13 12:51:34 -0400 | [diff] [blame] | 164 | dev->info.vce_harvest_config = dev->dev_info.vce_harvest_config; |
Alex Deucher | 0936139 | 2015-04-20 12:04:22 -0400 | [diff] [blame] | 165 | |
| 166 | for (i = 0; i < (int)dev->info.num_shader_engines; i++) { |
| 167 | unsigned instance = (i << AMDGPU_INFO_MMR_SE_INDEX_SHIFT) | |
| 168 | (AMDGPU_INFO_MMR_SH_INDEX_MASK << |
| 169 | AMDGPU_INFO_MMR_SH_INDEX_SHIFT); |
| 170 | |
| 171 | r = amdgpu_read_mm_registers(dev, 0x263d, 1, instance, 0, |
| 172 | &dev->info.backend_disable[i]); |
| 173 | if (r) |
| 174 | return r; |
| 175 | /* extract bitfield CC_RB_BACKEND_DISABLE.BACKEND_DISABLE */ |
| 176 | dev->info.backend_disable[i] = |
| 177 | (dev->info.backend_disable[i] >> 16) & 0xff; |
| 178 | |
| 179 | r = amdgpu_read_mm_registers(dev, 0xa0d4, 1, instance, 0, |
| 180 | &dev->info.pa_sc_raster_cfg[i]); |
| 181 | if (r) |
| 182 | return r; |
| 183 | |
| 184 | r = amdgpu_read_mm_registers(dev, 0xa0d5, 1, instance, 0, |
| 185 | &dev->info.pa_sc_raster_cfg1[i]); |
| 186 | if (r) |
| 187 | return r; |
| 188 | } |
| 189 | |
| 190 | r = amdgpu_read_mm_registers(dev, 0x2644, 32, 0xffffffff, 0, |
| 191 | dev->info.gb_tile_mode); |
| 192 | if (r) |
| 193 | return r; |
| 194 | |
| 195 | r = amdgpu_read_mm_registers(dev, 0x2664, 16, 0xffffffff, 0, |
| 196 | dev->info.gb_macro_tile_mode); |
| 197 | if (r) |
| 198 | return r; |
| 199 | |
| 200 | r = amdgpu_read_mm_registers(dev, 0x263e, 1, 0xffffffff, 0, |
| 201 | &dev->info.gb_addr_cfg); |
| 202 | if (r) |
| 203 | return r; |
| 204 | |
| 205 | r = amdgpu_read_mm_registers(dev, 0x9d8, 1, 0xffffffff, 0, |
| 206 | &dev->info.mc_arb_ramcfg); |
| 207 | if (r) |
| 208 | return r; |
| 209 | |
| 210 | dev->info.cu_active_number = dev->dev_info.cu_active_number; |
| 211 | dev->info.cu_ao_mask = dev->dev_info.cu_ao_mask; |
| 212 | memcpy(&dev->info.cu_bitmap[0][0], &dev->dev_info.cu_bitmap[0][0], sizeof(dev->info.cu_bitmap)); |
| 213 | |
| 214 | /* TODO: info->max_quad_shader_pipes is not set */ |
| 215 | /* TODO: info->avail_quad_shader_pipes is not set */ |
| 216 | /* TODO: info->cache_entries_per_quad_pipe is not set */ |
Alex Deucher | 0936139 | 2015-04-20 12:04:22 -0400 | [diff] [blame] | 217 | return 0; |
| 218 | } |
| 219 | |
| 220 | int amdgpu_query_gpu_info(amdgpu_device_handle dev, |
| 221 | struct amdgpu_gpu_info *info) |
| 222 | { |
| 223 | /* Get ASIC info*/ |
| 224 | *info = dev->info; |
| 225 | |
| 226 | return 0; |
| 227 | } |
| 228 | |
| 229 | int amdgpu_query_heap_info(amdgpu_device_handle dev, |
| 230 | uint32_t heap, |
| 231 | uint32_t flags, |
| 232 | struct amdgpu_heap_info *info) |
| 233 | { |
Marek Olšák | 7d7f25c | 2015-06-04 18:57:50 +0200 | [diff] [blame] | 234 | struct drm_amdgpu_info_vram_gtt vram_gtt_info = {}; |
Alex Deucher | 0936139 | 2015-04-20 12:04:22 -0400 | [diff] [blame] | 235 | int r; |
| 236 | |
| 237 | r = amdgpu_query_info(dev, AMDGPU_INFO_VRAM_GTT, |
| 238 | sizeof(vram_gtt_info), &vram_gtt_info); |
| 239 | if (r) |
| 240 | return r; |
| 241 | |
| 242 | /* Get heap information */ |
| 243 | switch (heap) { |
| 244 | case AMDGPU_GEM_DOMAIN_VRAM: |
| 245 | /* query visible only vram heap */ |
| 246 | if (flags & AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED) |
| 247 | info->heap_size = vram_gtt_info.vram_cpu_accessible_size; |
| 248 | else /* query total vram heap */ |
| 249 | info->heap_size = vram_gtt_info.vram_size; |
| 250 | |
| 251 | info->max_allocation = vram_gtt_info.vram_cpu_accessible_size; |
| 252 | |
| 253 | if (flags & AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED) |
| 254 | r = amdgpu_query_info(dev, AMDGPU_INFO_VIS_VRAM_USAGE, |
| 255 | sizeof(info->heap_usage), |
| 256 | &info->heap_usage); |
| 257 | else |
| 258 | r = amdgpu_query_info(dev, AMDGPU_INFO_VRAM_USAGE, |
| 259 | sizeof(info->heap_usage), |
| 260 | &info->heap_usage); |
| 261 | if (r) |
| 262 | return r; |
| 263 | break; |
| 264 | case AMDGPU_GEM_DOMAIN_GTT: |
| 265 | info->heap_size = vram_gtt_info.gtt_size; |
| 266 | info->max_allocation = vram_gtt_info.vram_cpu_accessible_size; |
| 267 | |
| 268 | r = amdgpu_query_info(dev, AMDGPU_INFO_GTT_USAGE, |
| 269 | sizeof(info->heap_usage), |
| 270 | &info->heap_usage); |
| 271 | if (r) |
| 272 | return r; |
| 273 | break; |
| 274 | default: |
| 275 | return -EINVAL; |
| 276 | } |
| 277 | |
| 278 | return 0; |
| 279 | } |
Jammy Zhou | 657245f | 2015-06-06 05:00:36 +0800 | [diff] [blame] | 280 | |
| 281 | int amdgpu_query_gds_info(amdgpu_device_handle dev, |
| 282 | struct amdgpu_gds_resource_info *gds_info) |
| 283 | { |
| 284 | struct drm_amdgpu_info_gds gds_config = {}; |
| 285 | int r; |
| 286 | |
| 287 | if (gds_info == NULL) |
| 288 | return -EINVAL; |
| 289 | |
| 290 | r = amdgpu_query_info(dev, AMDGPU_INFO_GDS_CONFIG, |
| 291 | sizeof(gds_config), &gds_config); |
| 292 | if (r) |
| 293 | return r; |
| 294 | |
| 295 | gds_info->gds_gfx_partition_size = gds_config.gds_gfx_partition_size; |
| 296 | gds_info->compute_partition_size = gds_config.compute_partition_size; |
| 297 | gds_info->gds_total_size = gds_config.gds_total_size; |
| 298 | gds_info->gws_per_gfx_partition = gds_config.gws_per_gfx_partition; |
| 299 | gds_info->gws_per_compute_partition = gds_config.gws_per_compute_partition; |
| 300 | gds_info->oa_per_gfx_partition = gds_config.oa_per_gfx_partition; |
| 301 | gds_info->oa_per_compute_partition = gds_config.oa_per_compute_partition; |
| 302 | |
| 303 | return 0; |
| 304 | } |