blob: 86dde076dd2953168447a3a2faa05d932f5ef41e [file] [log] [blame]
Chris Lattner035dfbe2002-08-09 20:08:06 +00001//===-- InstrSelectionSupport.cpp -----------------------------------------===//
2//
3// Target-independent instruction selection code. See SparcInstrSelection.cpp
4// for usage.
Vikram S. Advea1d14f32001-10-10 20:50:43 +00005//
Chris Lattner035dfbe2002-08-09 20:08:06 +00006//===----------------------------------------------------------------------===//
Vikram S. Advea1d14f32001-10-10 20:50:43 +00007
8#include "llvm/CodeGen/InstrSelectionSupport.h"
9#include "llvm/CodeGen/InstrSelection.h"
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +000010#include "llvm/CodeGen/MachineInstr.h"
11#include "llvm/CodeGen/MachineInstrAnnot.h"
Chris Lattnerfb3b1ec2002-02-03 07:39:06 +000012#include "llvm/CodeGen/MachineCodeForInstruction.h"
Misha Brukmanfce11432002-10-28 00:28:31 +000013#include "llvm/CodeGen/MachineFunction.h"
Chris Lattnerfb3b1ec2002-02-03 07:39:06 +000014#include "llvm/CodeGen/InstrForest.h"
Vikram S. Advea1d14f32001-10-10 20:50:43 +000015#include "llvm/Target/TargetMachine.h"
16#include "llvm/Target/MachineRegInfo.h"
Chris Lattner0be79c62002-10-28 02:28:39 +000017#include "llvm/Target/MachineInstrInfo.h"
Chris Lattner31bcdb82002-04-28 19:55:58 +000018#include "llvm/Constants.h"
Chris Lattner2fbfdcf2002-04-07 20:49:59 +000019#include "llvm/Function.h"
Chris Lattnerc5b8b1a2002-10-28 23:54:47 +000020#include "llvm/DerivedTypes.h"
Vikram S. Advea1d14f32001-10-10 20:50:43 +000021#include "llvm/iMemory.h"
Chris Lattner697954c2002-01-20 22:54:45 +000022using std::vector;
Vikram S. Advea1d14f32001-10-10 20:50:43 +000023
24//*************************** Local Functions ******************************/
25
Vikram S. Advea1d14f32001-10-10 20:50:43 +000026
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +000027// Generate code to load the constant into a TmpInstruction (virtual reg) and
28// returns the virtual register.
29//
Vikram S. Adve6d353262001-10-17 23:57:50 +000030static TmpInstruction*
Chris Lattner2fbfdcf2002-04-07 20:49:59 +000031InsertCodeToLoadConstant(Function *F,
Vikram S. Adve42f63202002-03-18 03:33:43 +000032 Value* opValue,
Vikram S. Adve6d353262001-10-17 23:57:50 +000033 Instruction* vmInstr,
34 vector<MachineInstr*>& loadConstVec,
35 TargetMachine& target)
Vikram S. Advea1d14f32001-10-10 20:50:43 +000036{
Vikram S. Adve6d353262001-10-17 23:57:50 +000037 // Create a tmp virtual register to hold the constant.
Chris Lattnerfb3b1ec2002-02-03 07:39:06 +000038 TmpInstruction* tmpReg = new TmpInstruction(opValue);
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +000039 MachineCodeForInstruction &mcfi = MachineCodeForInstruction::get(vmInstr);
40 mcfi.addTemp(tmpReg);
Vikram S. Advea1d14f32001-10-10 20:50:43 +000041
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +000042 target.getInstrInfo().CreateCodeToLoadConst(target, F, opValue, tmpReg,
43 loadConstVec, mcfi);
Vikram S. Adve6d353262001-10-17 23:57:50 +000044
45 // Record the mapping from the tmp VM instruction to machine instruction.
46 // Do this for all machine instructions that were not mapped to any
47 // other temp values created by
48 // tmpReg->addMachineInstruction(loadConstVec.back());
49
50 return tmpReg;
Vikram S. Advea1d14f32001-10-10 20:50:43 +000051}
52
53
Vikram S. Adve6d353262001-10-17 23:57:50 +000054//---------------------------------------------------------------------------
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +000055// Function GetConstantValueAsUnsignedInt
Vikram S. Adve6d353262001-10-17 23:57:50 +000056// Function GetConstantValueAsSignedInt
57//
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +000058// Convenience functions to get the value of an integral constant, for an
59// appropriate integer or non-integer type that can be held in a signed
60// or unsigned integer respectively. The type of the argument must be
61// the following:
Vikram S. Adve6d353262001-10-17 23:57:50 +000062// Signed or unsigned integer
63// Boolean
64// Pointer
65//
66// isValidConstant is set to true if a valid constant was found.
67//---------------------------------------------------------------------------
68
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +000069uint64_t
70GetConstantValueAsUnsignedInt(const Value *V,
71 bool &isValidConstant)
Vikram S. Advea1d14f32001-10-10 20:50:43 +000072{
Vikram S. Adve6d353262001-10-17 23:57:50 +000073 isValidConstant = true;
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +000074
75 if (isa<Constant>(V))
Chris Lattner0c4e8862002-09-03 01:08:28 +000076 if (const ConstantBool *CB = dyn_cast<ConstantBool>(V))
77 return (int64_t)CB->getValue();
78 else if (const ConstantSInt *CS = dyn_cast<ConstantSInt>(V))
79 return (uint64_t)CS->getValue();
80 else if (const ConstantUInt *CU = dyn_cast<ConstantUInt>(V))
81 return CU->getValue();
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +000082
Vikram S. Adve6d353262001-10-17 23:57:50 +000083 isValidConstant = false;
84 return 0;
Vikram S. Advea1d14f32001-10-10 20:50:43 +000085}
86
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +000087int64_t
88GetConstantValueAsSignedInt(const Value *V,
89 bool &isValidConstant)
90{
91 uint64_t C = GetConstantValueAsUnsignedInt(V, isValidConstant);
92 if (isValidConstant) {
93 if (V->getType()->isSigned() || C < INT64_MAX) // safe to cast to signed
94 return (int64_t) C;
95 else
96 isValidConstant = false;
97 }
98 return 0;
99}
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000100
Vikram S. Adve68513332002-08-24 21:00:08 +0000101
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000102//---------------------------------------------------------------------------
103// Function: FoldGetElemChain
104//
105// Purpose:
Vikram S. Advec941b872002-03-24 03:37:53 +0000106// Fold a chain of GetElementPtr instructions containing only
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000107// constant offsets into an equivalent (Pointer, IndexVector) pair.
Vikram S. Advec941b872002-03-24 03:37:53 +0000108// Returns the pointer Value, and stores the resulting IndexVector
Vikram S. Adve68513332002-08-24 21:00:08 +0000109// in argument chainIdxVec. This is a helper function for
110// FoldConstantIndices that does the actual folding.
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000111//---------------------------------------------------------------------------
112
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000113
114// Check for a constant 0.
115inline bool
116IsZero(Value* idx)
117{
118 return (idx == ConstantSInt::getNullValue(idx->getType()));
119}
120
Vikram S. Adve68513332002-08-24 21:00:08 +0000121static Value*
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000122FoldGetElemChain(InstrTreeNode* ptrNode, vector<Value*>& chainIdxVec,
123 bool lastInstHasLeadingNonZero)
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000124{
Vikram S. Adve68513332002-08-24 21:00:08 +0000125 InstructionNode* gepNode = dyn_cast<InstructionNode>(ptrNode);
Vikram S. Adve68513332002-08-24 21:00:08 +0000126 GetElementPtrInst* gepInst =
Chris Lattner597f81f2002-09-12 20:27:10 +0000127 dyn_cast_or_null<GetElementPtrInst>(gepNode ? gepNode->getInstruction() :0);
Chris Lattner106ff452002-09-11 01:21:29 +0000128
129 // ptr value is not computed in this tree or ptr value does not come from GEP
130 // instruction
131 if (gepInst == NULL)
Vikram S. Adve68513332002-08-24 21:00:08 +0000132 return NULL;
133
Vikram S. Adve17927792002-03-31 18:56:51 +0000134 // Return NULL if we don't fold any instructions in.
Vikram S. Advec941b872002-03-24 03:37:53 +0000135 Value* ptrVal = NULL;
Vikram S. Adve68513332002-08-24 21:00:08 +0000136
Vikram S. Advec941b872002-03-24 03:37:53 +0000137 // Now chase the chain of getElementInstr instructions, if any.
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000138 // Check for any non-constant indices and stop there.
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000139 // Also, stop if the first index of child is a non-zero array index
140 // and the last index of the current node is a non-array index:
141 // in that case, a non-array declared type is being accessed as an array
142 // which is not type-safe, but could be legal.
Vikram S. Advec941b872002-03-24 03:37:53 +0000143 //
Vikram S. Adve68513332002-08-24 21:00:08 +0000144 InstructionNode* ptrChild = gepNode;
145 while (ptrChild && (ptrChild->getOpLabel() == Instruction::GetElementPtr ||
146 ptrChild->getOpLabel() == GetElemPtrIdx))
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000147 {
148 // Child is a GetElemPtr instruction
Vikram S. Adve68513332002-08-24 21:00:08 +0000149 gepInst = cast<GetElementPtrInst>(ptrChild->getValue());
150 User::op_iterator OI, firstIdx = gepInst->idx_begin();
151 User::op_iterator lastIdx = gepInst->idx_end();
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000152 bool allConstantOffsets = true;
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000153
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000154 // The first index of every GEP must be an array index.
155 assert((*firstIdx)->getType() == Type::LongTy &&
156 "INTERNAL ERROR: Structure index for a pointer type!");
157
Vikram S. Advecf911de2002-10-14 16:30:55 +0000158 // If the last instruction had a leading non-zero index, check if the
159 // current one references a sequential (i.e., indexable) type.
160 // If not, the code is not type-safe and we would create an illegal GEP
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000161 // by folding them, so don't fold any more instructions.
162 //
163 if (lastInstHasLeadingNonZero)
Vikram S. Advecf911de2002-10-14 16:30:55 +0000164 if (! isa<SequentialType>(gepInst->getType()->getElementType()))
165 break; // cannot fold in any preceding getElementPtr instrs.
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000166
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000167 // Check that all offsets are constant for this instruction
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000168 for (OI = firstIdx; allConstantOffsets && OI != lastIdx; ++OI)
169 allConstantOffsets = isa<ConstantInt>(*OI);
170
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000171 if (allConstantOffsets)
Vikram S. Adve17927792002-03-31 18:56:51 +0000172 { // Get pointer value out of ptrChild.
Vikram S. Adve68513332002-08-24 21:00:08 +0000173 ptrVal = gepInst->getPointerOperand();
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000174
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000175 // Remember if it has leading zero index: it will be discarded later.
176 lastInstHasLeadingNonZero = ! IsZero(*firstIdx);
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000177
178 // Insert its index vector at the start, skipping any leading [0]
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000179 chainIdxVec.insert(chainIdxVec.begin(),
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000180 firstIdx + !lastInstHasLeadingNonZero, lastIdx);
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000181
Vikram S. Adve17927792002-03-31 18:56:51 +0000182 // Mark the folded node so no code is generated for it.
Vikram S. Advec941b872002-03-24 03:37:53 +0000183 ((InstructionNode*) ptrChild)->markFoldedIntoParent();
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000184
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000185 // Get the previous GEP instruction and continue trying to fold
186 ptrChild = dyn_cast<InstructionNode>(ptrChild->leftChild());
187 }
188 else // cannot fold this getElementPtr instr. or any preceding ones
189 break;
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000190 }
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000191
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000192 // If the first getElementPtr instruction had a leading [0], add it back.
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000193 // Note that this instruction is the *last* one successfully folded above.
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000194 if (ptrVal && ! lastInstHasLeadingNonZero)
Chris Lattner106ff452002-09-11 01:21:29 +0000195 chainIdxVec.insert(chainIdxVec.begin(), ConstantSInt::get(Type::LongTy,0));
Vikram S. Adve1b51b1b2002-08-04 20:49:49 +0000196
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000197 return ptrVal;
198}
199
200
Vikram S. Adve68513332002-08-24 21:00:08 +0000201//---------------------------------------------------------------------------
Vikram S. Advecf911de2002-10-14 16:30:55 +0000202// Function: GetGEPInstArgs
203//
204// Purpose:
205// Helper function for GetMemInstArgs that handles the final getElementPtr
206// instruction used by (or same as) the memory operation.
207// Extracts the indices of the current instruction and tries to fold in
208// preceding ones if all indices of the current one are constant.
209//---------------------------------------------------------------------------
210
211Value*
212GetGEPInstArgs(InstructionNode* gepNode,
213 vector<Value*>& idxVec,
214 bool& allConstantIndices)
215{
216 allConstantIndices = true;
217 GetElementPtrInst* gepI = cast<GetElementPtrInst>(gepNode->getInstruction());
218
219 // Default pointer is the one from the current instruction.
220 Value* ptrVal = gepI->getPointerOperand();
221 InstrTreeNode* ptrChild = gepNode->leftChild();
222
223 // Extract the index vector of the GEP instructin.
224 // If all indices are constant and first index is zero, try to fold
225 // in preceding GEPs with all constant indices.
226 for (User::op_iterator OI=gepI->idx_begin(), OE=gepI->idx_end();
227 allConstantIndices && OI != OE; ++OI)
228 if (! isa<Constant>(*OI))
229 allConstantIndices = false; // note: this also terminates loop!
230
231 // If we have only constant indices, fold chains of constant indices
232 // in this and any preceding GetElemPtr instructions.
233 bool foldedGEPs = false;
234 bool leadingNonZeroIdx = gepI && ! IsZero(*gepI->idx_begin());
235 if (allConstantIndices)
236 if (Value* newPtr = FoldGetElemChain(ptrChild, idxVec, leadingNonZeroIdx))
237 {
238 ptrVal = newPtr;
239 foldedGEPs = true;
240 }
241
242 // Append the index vector of the current instruction.
243 // Skip the leading [0] index if preceding GEPs were folded into this.
244 idxVec.insert(idxVec.end(),
245 gepI->idx_begin() + (foldedGEPs && !leadingNonZeroIdx),
246 gepI->idx_end());
247
248 return ptrVal;
249}
250
251//---------------------------------------------------------------------------
Vikram S. Adve68513332002-08-24 21:00:08 +0000252// Function: GetMemInstArgs
253//
254// Purpose:
255// Get the pointer value and the index vector for a memory operation
256// (GetElementPtr, Load, or Store). If all indices of the given memory
257// operation are constant, fold in constant indices in a chain of
258// preceding GetElementPtr instructions (if any), and return the
259// pointer value of the first instruction in the chain.
260// All folded instructions are marked so no code is generated for them.
261//
262// Return values:
263// Returns the pointer Value to use.
264// Returns the resulting IndexVector in idxVec.
265// Returns true/false in allConstantIndices if all indices are/aren't const.
266//---------------------------------------------------------------------------
267
Vikram S. Adve68513332002-08-24 21:00:08 +0000268Value*
Vikram S. Advecf911de2002-10-14 16:30:55 +0000269GetMemInstArgs(InstructionNode* memInstrNode,
Vikram S. Adve68513332002-08-24 21:00:08 +0000270 vector<Value*>& idxVec,
271 bool& allConstantIndices)
272{
Vikram S. Advecf911de2002-10-14 16:30:55 +0000273 allConstantIndices = false;
Vikram S. Adve68513332002-08-24 21:00:08 +0000274 Instruction* memInst = memInstrNode->getInstruction();
Vikram S. Adveaebdbe62002-09-29 22:55:05 +0000275 assert(idxVec.size() == 0 && "Need empty vector to return indices");
Vikram S. Adve68513332002-08-24 21:00:08 +0000276
277 // If there is a GetElemPtr instruction to fold in to this instr,
278 // it must be in the left child for Load and GetElemPtr, and in the
279 // right child for Store instructions.
280 InstrTreeNode* ptrChild = (memInst->getOpcode() == Instruction::Store
281 ? memInstrNode->rightChild()
282 : memInstrNode->leftChild());
Vikram S. Advecf911de2002-10-14 16:30:55 +0000283
Vikram S. Adve68513332002-08-24 21:00:08 +0000284 // Default pointer is the one from the current instruction.
285 Value* ptrVal = ptrChild->getValue();
286
Vikram S. Advecf911de2002-10-14 16:30:55 +0000287 // Find the "last" GetElemPtr instruction: this one or the immediate child.
288 // There will be none if this is a load or a store from a scalar pointer.
289 InstructionNode* gepNode = NULL;
290 if (isa<GetElementPtrInst>(memInst))
291 gepNode = memInstrNode;
292 else if (isa<InstructionNode>(ptrChild) && isa<GetElementPtrInst>(ptrVal))
293 { // Child of load/store is a GEP and memInst is its only use.
294 // Use its indices and mark it as folded.
295 gepNode = cast<InstructionNode>(ptrChild);
296 gepNode->markFoldedIntoParent();
297 }
Vikram S. Adve68513332002-08-24 21:00:08 +0000298
Vikram S. Advecf911de2002-10-14 16:30:55 +0000299 // If there are no indices, return the current pointer.
300 // Else extract the pointer from the GEP and fold the indices.
301 return (gepNode)? GetGEPInstArgs(gepNode, idxVec, allConstantIndices)
302 : ptrVal;
Vikram S. Adve68513332002-08-24 21:00:08 +0000303}
304
Vikram S. Advecf911de2002-10-14 16:30:55 +0000305
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000306//------------------------------------------------------------------------
307// Function Set2OperandsFromInstr
308// Function Set3OperandsFromInstr
309//
310// For the common case of 2- and 3-operand arithmetic/logical instructions,
311// set the m/c instr. operands directly from the VM instruction's operands.
312// Check whether the first or second operand is 0 and can use a dedicated "0"
313// register.
314// Check whether the second operand should use an immediate field or register.
315// (First and third operands are never immediates for such instructions.)
316//
317// Arguments:
318// canDiscardResult: Specifies that the result operand can be discarded
319// by using the dedicated "0"
320//
321// op1position, op2position and resultPosition: Specify in which position
322// in the machine instruction the 3 operands (arg1, arg2
323// and result) should go.
324//
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000325//------------------------------------------------------------------------
326
327void
328Set2OperandsFromInstr(MachineInstr* minstr,
329 InstructionNode* vmInstrNode,
330 const TargetMachine& target,
331 bool canDiscardResult,
332 int op1Position,
333 int resultPosition)
334{
335 Set3OperandsFromInstr(minstr, vmInstrNode, target,
336 canDiscardResult, op1Position,
337 /*op2Position*/ -1, resultPosition);
338}
339
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000340
341void
342Set3OperandsFromInstr(MachineInstr* minstr,
343 InstructionNode* vmInstrNode,
344 const TargetMachine& target,
345 bool canDiscardResult,
346 int op1Position,
347 int op2Position,
348 int resultPosition)
349{
350 assert(op1Position >= 0);
351 assert(resultPosition >= 0);
352
353 // operand 1
Vikram S. Adve42f63202002-03-18 03:33:43 +0000354 minstr->SetMachineOperandVal(op1Position, MachineOperand::MO_VirtualRegister,
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000355 vmInstrNode->leftChild()->getValue());
356
357 // operand 2 (if any)
358 if (op2Position >= 0)
Vikram S. Adve42f63202002-03-18 03:33:43 +0000359 minstr->SetMachineOperandVal(op2Position, MachineOperand::MO_VirtualRegister,
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000360 vmInstrNode->rightChild()->getValue());
361
362 // result operand: if it can be discarded, use a dead register if one exists
363 if (canDiscardResult && target.getRegInfo().getZeroRegNum() >= 0)
Vikram S. Adve42f63202002-03-18 03:33:43 +0000364 minstr->SetMachineOperandReg(resultPosition,
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000365 target.getRegInfo().getZeroRegNum());
366 else
Vikram S. Adve42f63202002-03-18 03:33:43 +0000367 minstr->SetMachineOperandVal(resultPosition,
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000368 MachineOperand::MO_VirtualRegister, vmInstrNode->getValue());
369}
370
371
372MachineOperand::MachineOperandType
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000373ChooseRegOrImmed(int64_t intValue,
374 bool isSigned,
375 MachineOpCode opCode,
376 const TargetMachine& target,
377 bool canUseImmed,
378 unsigned int& getMachineRegNum,
379 int64_t& getImmedValue)
380{
381 MachineOperand::MachineOperandType opType=MachineOperand::MO_VirtualRegister;
382 getMachineRegNum = 0;
383 getImmedValue = 0;
384
385 if (canUseImmed &&
386 target.getInstrInfo().constantFitsInImmedField(opCode, intValue))
387 {
388 opType = isSigned? MachineOperand::MO_SignExtendedImmed
389 : MachineOperand::MO_UnextendedImmed;
390 getImmedValue = intValue;
391 }
392 else if (intValue == 0 && target.getRegInfo().getZeroRegNum() >= 0)
393 {
394 opType = MachineOperand::MO_MachineRegister;
395 getMachineRegNum = target.getRegInfo().getZeroRegNum();
396 }
397
398 return opType;
399}
400
401
402MachineOperand::MachineOperandType
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000403ChooseRegOrImmed(Value* val,
404 MachineOpCode opCode,
405 const TargetMachine& target,
406 bool canUseImmed,
407 unsigned int& getMachineRegNum,
408 int64_t& getImmedValue)
409{
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000410 getMachineRegNum = 0;
411 getImmedValue = 0;
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000412
413 // To use reg or immed, constant needs to be integer, bool, or a NULL pointer
Chris Lattnere9bb2df2001-12-03 22:26:30 +0000414 Constant *CPV = dyn_cast<Constant>(val);
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000415 if (CPV == NULL ||
416 (! CPV->getType()->isIntegral() &&
417 ! (isa<PointerType>(CPV->getType()) && CPV->isNullValue())))
418 return MachineOperand::MO_VirtualRegister;
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000419
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000420 // Now get the constant value and check if it fits in the IMMED field.
421 // Take advantage of the fact that the max unsigned value will rarely
422 // fit into any IMMED field and ignore that case (i.e., cast smaller
423 // unsigned constants to signed).
424 //
425 int64_t intValue;
Chris Lattner9b625032002-05-06 16:15:30 +0000426 if (isa<PointerType>(CPV->getType()))
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000427 intValue = 0; // We checked above that it is NULL
428 else if (ConstantBool* CB = dyn_cast<ConstantBool>(CPV))
429 intValue = (int64_t) CB->getValue();
Vikram S. Adve9e29f782001-11-14 17:55:02 +0000430 else if (CPV->getType()->isSigned())
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000431 intValue = cast<ConstantSInt>(CPV)->getValue();
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000432 else
Vikram S. Adve1c10f172002-09-27 14:26:20 +0000433 { // get the int value and sign-extend if original was less than 64 bits
434 intValue = (int64_t) cast<ConstantUInt>(CPV)->getValue();
435 switch(CPV->getType()->getPrimitiveID())
436 {
437 case Type::UByteTyID: intValue = (int64_t) (int8_t) intValue; break;
438 case Type::UShortTyID: intValue = (int64_t) (short) intValue; break;
439 case Type::UIntTyID: intValue = (int64_t) (int) intValue; break;
440 default: break;
441 }
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000442 }
443
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000444 return ChooseRegOrImmed(intValue, CPV->getType()->isSigned(),
445 opCode, target, canUseImmed,
446 getMachineRegNum, getImmedValue);
Vikram S. Advea1d14f32001-10-10 20:50:43 +0000447}
448
Vikram S. Adve6d353262001-10-17 23:57:50 +0000449
450//---------------------------------------------------------------------------
451// Function: FixConstantOperandsForInstr
452//
453// Purpose:
454// Special handling for constant operands of a machine instruction
455// -- if the constant is 0, use the hardwired 0 register, if any;
456// -- if the constant fits in the IMMEDIATE field, use that field;
457// -- else create instructions to put the constant into a register, either
458// directly or by loading explicitly from the constant pool.
459//
460// In the first 2 cases, the operand of `minstr' is modified in place.
461// Returns a vector of machine instructions generated for operands that
462// fall under case 3; these must be inserted before `minstr'.
463//---------------------------------------------------------------------------
464
465vector<MachineInstr*>
466FixConstantOperandsForInstr(Instruction* vmInstr,
467 MachineInstr* minstr,
468 TargetMachine& target)
469{
470 vector<MachineInstr*> loadConstVec;
471
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000472 MachineOpCode opCode = minstr->getOpCode();
473 const MachineInstrInfo& instrInfo = target.getInstrInfo();
Chris Lattner8f780272002-10-29 17:25:41 +0000474 int resultPos = instrInfo.getResultPos(opCode);
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000475 int immedPos = instrInfo.getImmedConstantPos(opCode);
476
Chris Lattner2fbfdcf2002-04-07 20:49:59 +0000477 Function *F = vmInstr->getParent()->getParent();
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000478
Vikram S. Adve6d353262001-10-17 23:57:50 +0000479 for (unsigned op=0; op < minstr->getNumOperands(); op++)
480 {
481 const MachineOperand& mop = minstr->getOperand(op);
482
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000483 // Skip the result position, preallocated machine registers, or operands
484 // that cannot be constants (CC regs or PC-relative displacements)
Chris Lattner8f780272002-10-29 17:25:41 +0000485 if (resultPos == (int)op ||
Chris Lattner133f0792002-10-28 04:45:29 +0000486 mop.getType() == MachineOperand::MO_MachineRegister ||
487 mop.getType() == MachineOperand::MO_CCRegister ||
488 mop.getType() == MachineOperand::MO_PCRelativeDisp)
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000489 continue;
490
Vikram S. Adve6d353262001-10-17 23:57:50 +0000491 bool constantThatMustBeLoaded = false;
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000492 unsigned int machineRegNum = 0;
493 int64_t immedValue = 0;
494 Value* opValue = NULL;
495 MachineOperand::MachineOperandType opType =
496 MachineOperand::MO_VirtualRegister;
497
498 // Operand may be a virtual register or a compile-time constant
Chris Lattner133f0792002-10-28 04:45:29 +0000499 if (mop.getType() == MachineOperand::MO_VirtualRegister)
Vikram S. Adve42f63202002-03-18 03:33:43 +0000500 {
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000501 assert(mop.getVRegValue() != NULL);
502 opValue = mop.getVRegValue();
503 if (Constant *opConst = dyn_cast<Constant>(opValue))
504 {
505 opType = ChooseRegOrImmed(opConst, opCode, target,
506 (immedPos == (int)op), machineRegNum, immedValue);
507 if (opType == MachineOperand::MO_VirtualRegister)
508 constantThatMustBeLoaded = true;
509 }
Vikram S. Adve94e40ef2001-10-28 21:46:23 +0000510 }
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000511 else
512 {
Chris Lattner133f0792002-10-28 04:45:29 +0000513 assert(mop.getType() == MachineOperand::MO_SignExtendedImmed ||
514 mop.getType() == MachineOperand::MO_UnextendedImmed);
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000515
Chris Lattner133f0792002-10-28 04:45:29 +0000516 bool isSigned = (mop.getType() ==
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000517 MachineOperand::MO_SignExtendedImmed);
518
519 // Bit-selection flags indicate an instruction that is extracting
520 // bits from its operand so ignore this even if it is a big constant.
521 if (mop.opHiBits32() || mop.opLoBits32() ||
522 mop.opHiBits64() || mop.opLoBits64())
523 continue;
524
525 opType = ChooseRegOrImmed(mop.getImmedValue(), isSigned,
526 opCode, target, (immedPos == (int)op),
527 machineRegNum, immedValue);
528
Chris Lattner133f0792002-10-28 04:45:29 +0000529 if (opType == mop.getType())
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000530 continue; // no change: this is the most common case
531
532 if (opType == MachineOperand::MO_VirtualRegister)
533 {
534 constantThatMustBeLoaded = true;
535 opValue = isSigned
Chris Lattner82f05d82002-09-17 17:23:09 +0000536 ? (Value*)ConstantSInt::get(Type::LongTy, immedValue)
537 : (Value*)ConstantUInt::get(Type::ULongTy,(uint64_t)immedValue);
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000538 }
539 }
540
541 if (opType == MachineOperand::MO_MachineRegister)
542 minstr->SetMachineOperandReg(op, machineRegNum);
543 else if (opType == MachineOperand::MO_SignExtendedImmed ||
544 opType == MachineOperand::MO_UnextendedImmed)
545 minstr->SetMachineOperandConst(op, opType, immedValue);
546 else if (constantThatMustBeLoaded ||
547 (opValue && isa<GlobalValue>(opValue)))
548 { // opValue is a constant that must be explicitly loaded into a reg
549 assert(opValue);
550 TmpInstruction* tmpReg = InsertCodeToLoadConstant(F, opValue, vmInstr,
551 loadConstVec, target);
Vikram S. Adve42f63202002-03-18 03:33:43 +0000552 minstr->SetMachineOperandVal(op, MachineOperand::MO_VirtualRegister,
553 tmpReg);
Vikram S. Adve6d353262001-10-17 23:57:50 +0000554 }
555 }
556
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000557 // Also, check for implicit operands used by the machine instruction
558 // (no need to check those defined since they cannot be constants).
559 // These include:
Vikram S. Adve6d353262001-10-17 23:57:50 +0000560 // -- arguments to a Call
561 // -- return value of a Return
562 // Any such operand that is a constant value needs to be fixed also.
563 // The current instructions with implicit refs (viz., Call and Return)
564 // have no immediate fields, so the constant always needs to be loaded
565 // into a register.
566 //
Vikram S. Advefd0ec802002-09-16 15:15:57 +0000567 bool isCall = instrInfo.isCall(opCode);
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000568 unsigned lastCallArgNum = 0; // unused if not a call
569 CallArgsDescriptor* argDesc = NULL; // unused if not a call
570 if (isCall)
571 argDesc = CallArgsDescriptor::get(minstr);
572
Vikram S. Adve6d353262001-10-17 23:57:50 +0000573 for (unsigned i=0, N=minstr->getNumImplicitRefs(); i < N; ++i)
Chris Lattnere9bb2df2001-12-03 22:26:30 +0000574 if (isa<Constant>(minstr->getImplicitRef(i)) ||
Vikram S. Adve6d353262001-10-17 23:57:50 +0000575 isa<GlobalValue>(minstr->getImplicitRef(i)))
576 {
Vikram S. Adve94e40ef2001-10-28 21:46:23 +0000577 Value* oldVal = minstr->getImplicitRef(i);
Vikram S. Adve6d353262001-10-17 23:57:50 +0000578 TmpInstruction* tmpReg =
Chris Lattner2fbfdcf2002-04-07 20:49:59 +0000579 InsertCodeToLoadConstant(F, oldVal, vmInstr, loadConstVec, target);
Vikram S. Adve6d353262001-10-17 23:57:50 +0000580 minstr->setImplicitRef(i, tmpReg);
Vikram S. Adve36f0a9e2002-05-19 15:34:29 +0000581
582 if (isCall)
583 { // find and replace the argument in the CallArgsDescriptor
584 unsigned i=lastCallArgNum;
585 while (argDesc->getArgInfo(i).getArgVal() != oldVal)
586 ++i;
587 assert(i < argDesc->getNumArgs() &&
588 "Constant operands to a call *must* be in the arg list");
589 lastCallArgNum = i;
590 argDesc->getArgInfo(i).replaceArgVal(tmpReg);
591 }
Vikram S. Adve6d353262001-10-17 23:57:50 +0000592 }
593
594 return loadConstVec;
595}
596
597