blob: 8cb0ccf380dc3260220cbd1e5f555986c0357a2b [file] [log] [blame]
Evan Cheng78a9f132011-07-06 22:02:34 +00001//===-- ARMMCTargetDesc.cpp - ARM Target Descriptions -----------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file provides ARM specific target descriptions.
11//
12//===----------------------------------------------------------------------===//
13
14#include "ARMMCTargetDesc.h"
Evan Cheng1abf2cb2011-07-14 23:50:31 +000015#include "ARMMCAsmInfo.h"
Benjamin Kramer41ab14b2011-08-08 18:56:44 +000016#include "ARMBaseInfo.h"
Evan Cheng4b64e8a2011-07-25 21:20:24 +000017#include "InstPrinter/ARMInstPrinter.h"
Evan Cheng78a9f132011-07-06 22:02:34 +000018#include "llvm/MC/MCInstrInfo.h"
19#include "llvm/MC/MCRegisterInfo.h"
Evan Chengbe740292011-07-23 00:00:19 +000020#include "llvm/MC/MCStreamer.h"
Evan Cheng78a9f132011-07-06 22:02:34 +000021#include "llvm/MC/MCSubtargetInfo.h"
22#include "llvm/Target/TargetRegistry.h"
Evan Chengbe740292011-07-23 00:00:19 +000023#include "llvm/Support/ErrorHandling.h"
Evan Cheng78a9f132011-07-06 22:02:34 +000024
25#define GET_REGINFO_MC_DESC
26#include "ARMGenRegisterInfo.inc"
27
28#define GET_INSTRINFO_MC_DESC
29#include "ARMGenInstrInfo.inc"
30
31#define GET_SUBTARGETINFO_MC_DESC
32#include "ARMGenSubtargetInfo.inc"
33
34using namespace llvm;
35
Evan Chengdb068732011-07-07 08:26:46 +000036std::string ARM_MC::ParseARMTriple(StringRef TT) {
Evan Cheng94ca42f2011-07-07 00:08:19 +000037 // Set the boolean corresponding to the current target triple, or the default
38 // if one cannot be determined, to true.
39 unsigned Len = TT.size();
40 unsigned Idx = 0;
41
Evan Cheng963b03c2011-07-07 19:05:12 +000042 // FIXME: Enahnce Triple helper class to extract ARM version.
Evan Chengdb068732011-07-07 08:26:46 +000043 bool isThumb = false;
Evan Cheng94ca42f2011-07-07 00:08:19 +000044 if (Len >= 5 && TT.substr(0, 4) == "armv")
45 Idx = 4;
46 else if (Len >= 6 && TT.substr(0, 5) == "thumb") {
Evan Chengdb068732011-07-07 08:26:46 +000047 isThumb = true;
Evan Cheng94ca42f2011-07-07 00:08:19 +000048 if (Len >= 7 && TT[5] == 'v')
49 Idx = 6;
50 }
51
52 std::string ARMArchFeature;
53 if (Idx) {
54 unsigned SubVer = TT[Idx];
55 if (SubVer >= '7' && SubVer <= '9') {
Evan Cheng94ca42f2011-07-07 00:08:19 +000056 if (Len >= Idx+2 && TT[Idx+1] == 'm') {
Evan Cheng39dfb0f2011-07-07 03:55:05 +000057 // v7m: FeatureNoARM, FeatureDB, FeatureHWDiv
58 ARMArchFeature = "+v7,+noarm,+db,+hwdiv";
Evan Cheng94ca42f2011-07-07 00:08:19 +000059 } else if (Len >= Idx+3 && TT[Idx+1] == 'e'&& TT[Idx+2] == 'm') {
Evan Cheng39dfb0f2011-07-07 03:55:05 +000060 // v7em: FeatureNoARM, FeatureDB, FeatureHWDiv, FeatureDSPThumb2,
61 // FeatureT2XtPk
62 ARMArchFeature = "+v7,+noarm,+db,+hwdiv,+t2dsp,t2xtpk";
63 } else
64 // v7a: FeatureNEON, FeatureDB, FeatureDSPThumb2
65 ARMArchFeature = "+v7,+neon,+db,+t2dsp";
Evan Cheng94ca42f2011-07-07 00:08:19 +000066 } else if (SubVer == '6') {
Evan Cheng39dfb0f2011-07-07 03:55:05 +000067 if (Len >= Idx+3 && TT[Idx+1] == 't' && TT[Idx+2] == '2')
Evan Cheng94ca42f2011-07-07 00:08:19 +000068 ARMArchFeature = "+v6t2";
Evan Cheng39dfb0f2011-07-07 03:55:05 +000069 else
70 ARMArchFeature = "+v6";
Evan Cheng94ca42f2011-07-07 00:08:19 +000071 } else if (SubVer == '5') {
Evan Cheng39dfb0f2011-07-07 03:55:05 +000072 if (Len >= Idx+3 && TT[Idx+1] == 't' && TT[Idx+2] == 'e')
Evan Cheng94ca42f2011-07-07 00:08:19 +000073 ARMArchFeature = "+v5te";
Evan Cheng39dfb0f2011-07-07 03:55:05 +000074 else
75 ARMArchFeature = "+v5t";
76 } else if (SubVer == '4' && Len >= Idx+2 && TT[Idx+1] == 't')
77 ARMArchFeature = "+v4t";
Evan Cheng94ca42f2011-07-07 00:08:19 +000078 }
79
Evan Chengdb068732011-07-07 08:26:46 +000080 if (isThumb) {
81 if (ARMArchFeature.empty())
Evan Cheng963b03c2011-07-07 19:05:12 +000082 ARMArchFeature = "+thumb-mode";
Evan Chengdb068732011-07-07 08:26:46 +000083 else
Evan Cheng963b03c2011-07-07 19:05:12 +000084 ARMArchFeature += ",+thumb-mode";
Evan Chengdb068732011-07-07 08:26:46 +000085 }
86
Evan Cheng94ca42f2011-07-07 00:08:19 +000087 return ARMArchFeature;
88}
Evan Chengebdeeab2011-07-08 01:53:10 +000089
90MCSubtargetInfo *ARM_MC::createARMMCSubtargetInfo(StringRef TT, StringRef CPU,
91 StringRef FS) {
92 std::string ArchFS = ARM_MC::ParseARMTriple(TT);
93 if (!FS.empty()) {
94 if (!ArchFS.empty())
95 ArchFS = ArchFS + "," + FS.str();
96 else
97 ArchFS = FS;
98 }
99
100 MCSubtargetInfo *X = new MCSubtargetInfo();
Evan Cheng59ee62d2011-07-11 03:57:24 +0000101 InitARMMCSubtargetInfo(X, TT, CPU, ArchFS);
Evan Chengebdeeab2011-07-08 01:53:10 +0000102 return X;
103}
104
Evan Cheng1abf2cb2011-07-14 23:50:31 +0000105static MCInstrInfo *createARMMCInstrInfo() {
Evan Chengebdeeab2011-07-08 01:53:10 +0000106 MCInstrInfo *X = new MCInstrInfo();
107 InitARMMCInstrInfo(X);
108 return X;
109}
110
Evan Cheng0e6a0522011-07-18 20:57:22 +0000111static MCRegisterInfo *createARMMCRegisterInfo(StringRef Triple) {
Evan Cheng1abf2cb2011-07-14 23:50:31 +0000112 MCRegisterInfo *X = new MCRegisterInfo();
Evan Cheng0e6a0522011-07-18 20:57:22 +0000113 InitARMMCRegisterInfo(X, ARM::LR);
Evan Cheng1abf2cb2011-07-14 23:50:31 +0000114 return X;
115}
116
Evan Cheng1be0e272011-07-15 02:09:41 +0000117static MCAsmInfo *createARMMCAsmInfo(const Target &T, StringRef TT) {
Evan Cheng1abf2cb2011-07-14 23:50:31 +0000118 Triple TheTriple(TT);
119
120 if (TheTriple.isOSDarwin())
121 return new ARMMCAsmInfoDarwin();
122
123 return new ARMELFMCAsmInfo();
124}
125
Evan Chengbe740292011-07-23 00:00:19 +0000126static MCCodeGenInfo *createARMMCCodeGenInfo(StringRef TT, Reloc::Model RM,
127 CodeModel::Model CM) {
Evan Cheng43966132011-07-19 06:37:02 +0000128 MCCodeGenInfo *X = new MCCodeGenInfo();
129 if (RM == Reloc::Default)
130 RM = Reloc::DynamicNoPIC;
Evan Cheng34ad6db2011-07-20 07:51:56 +0000131 X->InitMCCodeGenInfo(RM, CM);
Evan Cheng43966132011-07-19 06:37:02 +0000132 return X;
133}
134
Evan Chengbe740292011-07-23 00:00:19 +0000135// This is duplicated code. Refactor this.
Evan Cheng28c85a82011-07-26 00:42:34 +0000136static MCStreamer *createMCStreamer(const Target &T, StringRef TT,
Evan Cheng78c10ee2011-07-25 23:24:55 +0000137 MCContext &Ctx, MCAsmBackend &MAB,
Evan Chengbe740292011-07-23 00:00:19 +0000138 raw_ostream &OS,
139 MCCodeEmitter *Emitter,
140 bool RelaxAll,
141 bool NoExecStack) {
142 Triple TheTriple(TT);
143
144 if (TheTriple.isOSDarwin())
Evan Cheng78c10ee2011-07-25 23:24:55 +0000145 return createMachOStreamer(Ctx, MAB, OS, Emitter, RelaxAll);
Evan Chengbe740292011-07-23 00:00:19 +0000146
147 if (TheTriple.isOSWindows()) {
148 llvm_unreachable("ARM does not support Windows COFF format");
149 return NULL;
150 }
151
Evan Cheng78c10ee2011-07-25 23:24:55 +0000152 return createELFStreamer(Ctx, MAB, OS, Emitter, RelaxAll, NoExecStack);
Evan Chengbe740292011-07-23 00:00:19 +0000153}
154
Evan Cheng4b64e8a2011-07-25 21:20:24 +0000155static MCInstPrinter *createARMMCInstPrinter(const Target &T,
156 unsigned SyntaxVariant,
157 const MCAsmInfo &MAI) {
158 if (SyntaxVariant == 0)
159 return new ARMInstPrinter(MAI);
160 return 0;
161}
162
Benjamin Kramer41ab14b2011-08-08 18:56:44 +0000163namespace {
164
165class ARMMCInstrAnalysis : public MCInstrAnalysis {
166public:
167 ARMMCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}
Benjamin Kramer41ab14b2011-08-08 18:56:44 +0000168
169 virtual bool isUnconditionalBranch(const MCInst &Inst) const {
170 // BCCs with the "always" predicate are unconditional branches.
171 if (Inst.getOpcode() == ARM::Bcc && Inst.getOperand(1).getImm()==ARMCC::AL)
172 return true;
173 return MCInstrAnalysis::isUnconditionalBranch(Inst);
174 }
175
176 virtual bool isConditionalBranch(const MCInst &Inst) const {
177 // BCCs with the "always" predicate are unconditional branches.
178 if (Inst.getOpcode() == ARM::Bcc && Inst.getOperand(1).getImm()==ARMCC::AL)
179 return false;
180 return MCInstrAnalysis::isConditionalBranch(Inst);
181 }
182
Benjamin Kramer41ab14b2011-08-08 18:56:44 +0000183 uint64_t evaluateBranch(const MCInst &Inst, uint64_t Addr,
184 uint64_t Size) const {
185 // We only handle PCRel branches for now.
186 if (Info->get(Inst.getOpcode()).OpInfo[0].OperandType!=MCOI::OPERAND_PCREL)
187 return -1ULL;
188
189 int64_t Imm = Inst.getOperand(0).getImm();
190 // FIXME: This is not right for thumb.
191 return Addr+Imm+8; // In ARM mode the PC is always off by 8 bytes.
192 }
193};
194
195}
196
197static MCInstrAnalysis *createARMMCInstrAnalysis(const MCInstrInfo *Info) {
198 return new ARMMCInstrAnalysis(Info);
199}
Evan Chengbe740292011-07-23 00:00:19 +0000200
Evan Chenge78085a2011-07-22 21:58:54 +0000201// Force static initialization.
202extern "C" void LLVMInitializeARMTargetMC() {
203 // Register the MC asm info.
204 RegisterMCAsmInfoFn A(TheARMTarget, createARMMCAsmInfo);
205 RegisterMCAsmInfoFn B(TheThumbTarget, createARMMCAsmInfo);
206
207 // Register the MC codegen info.
Evan Cheng43966132011-07-19 06:37:02 +0000208 TargetRegistry::RegisterMCCodeGenInfo(TheARMTarget, createARMMCCodeGenInfo);
209 TargetRegistry::RegisterMCCodeGenInfo(TheThumbTarget, createARMMCCodeGenInfo);
Evan Chenge78085a2011-07-22 21:58:54 +0000210
211 // Register the MC instruction info.
212 TargetRegistry::RegisterMCInstrInfo(TheARMTarget, createARMMCInstrInfo);
213 TargetRegistry::RegisterMCInstrInfo(TheThumbTarget, createARMMCInstrInfo);
214
215 // Register the MC register info.
216 TargetRegistry::RegisterMCRegInfo(TheARMTarget, createARMMCRegisterInfo);
217 TargetRegistry::RegisterMCRegInfo(TheThumbTarget, createARMMCRegisterInfo);
218
Benjamin Kramer41ab14b2011-08-08 18:56:44 +0000219 TargetRegistry::RegisterMCInstrAnalysis(TheARMTarget,
220 createARMMCInstrAnalysis);
221 TargetRegistry::RegisterMCInstrAnalysis(TheThumbTarget,
222 createARMMCInstrAnalysis);
223
Evan Chenge78085a2011-07-22 21:58:54 +0000224 // Register the MC subtarget info.
225 TargetRegistry::RegisterMCSubtargetInfo(TheARMTarget,
226 ARM_MC::createARMMCSubtargetInfo);
227 TargetRegistry::RegisterMCSubtargetInfo(TheThumbTarget,
228 ARM_MC::createARMMCSubtargetInfo);
Evan Chengbe740292011-07-23 00:00:19 +0000229
230 // Register the MC Code Emitter
Evan Cheng28c85a82011-07-26 00:42:34 +0000231 TargetRegistry::RegisterMCCodeEmitter(TheARMTarget, createARMMCCodeEmitter);
232 TargetRegistry::RegisterMCCodeEmitter(TheThumbTarget, createARMMCCodeEmitter);
Evan Chengbe740292011-07-23 00:00:19 +0000233
234 // Register the asm backend.
Evan Cheng78c10ee2011-07-25 23:24:55 +0000235 TargetRegistry::RegisterMCAsmBackend(TheARMTarget, createARMAsmBackend);
236 TargetRegistry::RegisterMCAsmBackend(TheThumbTarget, createARMAsmBackend);
Evan Chengbe740292011-07-23 00:00:19 +0000237
238 // Register the object streamer.
Evan Cheng28c85a82011-07-26 00:42:34 +0000239 TargetRegistry::RegisterMCObjectStreamer(TheARMTarget, createMCStreamer);
240 TargetRegistry::RegisterMCObjectStreamer(TheThumbTarget, createMCStreamer);
Evan Cheng4b64e8a2011-07-25 21:20:24 +0000241
242 // Register the MCInstPrinter.
243 TargetRegistry::RegisterMCInstPrinter(TheARMTarget, createARMMCInstPrinter);
244 TargetRegistry::RegisterMCInstPrinter(TheThumbTarget, createARMMCInstPrinter);
Evan Cheng43966132011-07-19 06:37:02 +0000245}