blob: 74c240812a6d458d5323663c656631468add13ad [file] [log] [blame]
Paul Kocialkowski02579302015-07-20 15:17:11 +02001/*
Paul Kocialkowski39af3d82016-02-07 16:50:50 +01002 * LG Optimus Black codename sniper config
Paul Kocialkowski02579302015-07-20 15:17:11 +02003 *
4 * Copyright (C) 2015 Paul Kocialkowski <contact@paulk.fr>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#include <asm/arch/cpu.h>
13#include <asm/arch/omap.h>
14
15/*
16 * CPU
17 */
18
Paul Kocialkowski02579302015-07-20 15:17:11 +020019#define CONFIG_ARM_ARCH_CP15_ERRATA
20#define CONFIG_ARM_ERRATA_454179
21#define CONFIG_ARM_ERRATA_430973
22#define CONFIG_ARM_ERRATA_621766
23
24/*
25 * Platform
26 */
27
28#define CONFIG_OMAP
29#define CONFIG_OMAP_COMMON
30
31/*
32 * Board
33 */
34
Paul Kocialkowski957efd42015-07-20 15:17:12 +020035#define CONFIG_MISC_INIT_R
Paul Kocialkowski02579302015-07-20 15:17:11 +020036
37/*
38 * Clocks
39 */
40
41#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
42#define CONFIG_SYS_PTV 2
43
44#define V_NS16550_CLK 48000000
45#define V_OSCK 26000000
46#define V_SCLK (V_OSCK >> 1)
47
48/*
49 * DRAM
50 */
51
52#define CONFIG_SDRC
53#define CONFIG_NR_DRAM_BANKS 2
54#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
55#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
56
57/*
58 * Memory
59 */
60
61#define CONFIG_SYS_TEXT_BASE 0x80100000
Paul Kocialkowski23a004a2016-02-26 13:18:47 +010062#define CONFIG_SYS_SDRAM_BASE 0x80000000
63#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
Paul Kocialkowski02579302015-07-20 15:17:11 +020064 GENERATED_GBL_DATA_SIZE)
65
66#define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
67
68/*
69 * GPIO
70 */
71
72#define CONFIG_OMAP_GPIO
73#define CONFIG_OMAP3_GPIO_2
74#define CONFIG_OMAP3_GPIO_3
75#define CONFIG_OMAP3_GPIO_4
76#define CONFIG_OMAP3_GPIO_5
77#define CONFIG_OMAP3_GPIO_6
78
79/*
80 * I2C
81 */
82
83#define CONFIG_SYS_I2C
84#define CONFIG_SYS_OMAP24_I2C_SPEED 400000
85#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
86#define CONFIG_SYS_I2C_OMAP34XX
87#define CONFIG_I2C_MULTI_BUS
88
Paul Kocialkowski02579302015-07-20 15:17:11 +020089/*
90 * Flash
91 */
92
93#define CONFIG_SYS_NO_FLASH
94
95/*
96 * MMC
97 */
98
Paul Kocialkowski02579302015-07-20 15:17:11 +020099#define CONFIG_MMC
Paul Kocialkowski23a004a2016-02-26 13:18:47 +0100100#define CONFIG_GENERIC_MMC
Paul Kocialkowski02579302015-07-20 15:17:11 +0200101#define CONFIG_OMAP_HSMMC
102
Paul Kocialkowski02579302015-07-20 15:17:11 +0200103/*
104 * Power
105 */
106
107#define CONFIG_TWL4030_POWER
108
109/*
110 * Input
111 */
112
113#define CONFIG_TWL4030_INPUT
114
115/*
116 * Partitions
117 */
118
119#define CONFIG_PARTITION_UUIDS
Paul Kocialkowski02579302015-07-20 15:17:11 +0200120#define CONFIG_CMD_PART
121
122/*
Paul Kocialkowski02579302015-07-20 15:17:11 +0200123 * SPL
124 */
125
126#define CONFIG_SPL_FRAMEWORK
127
128#define CONFIG_SPL_TEXT_BASE 0x40200000
Tom Rinifa2f81b2016-08-26 13:30:43 -0400129#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
130 CONFIG_SPL_TEXT_BASE)
Paul Kocialkowski02579302015-07-20 15:17:11 +0200131#define CONFIG_SPL_BSS_START_ADDR 0x80000000
132#define CONFIG_SPL_BSS_MAX_SIZE (512 * 1024)
133#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
134#define CONFIG_SYS_SPL_MALLOC_SIZE (1024 * 1024)
135#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
136
137#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
138#define CONFIG_SPL_BOARD_INIT
139
Paul Kocialkowski02579302015-07-20 15:17:11 +0200140#define CONFIG_SPL_SERIAL_SUPPORT
Paul Kocialkowski02579302015-07-20 15:17:11 +0200141
142#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION 2
143
144#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
145#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
146
147/*
148 * Console
149 */
150
151#define CONFIG_SYS_CONSOLE_IS_IN_ENV
152
153#define CONFIG_DISPLAY_CPUINFO
154#define CONFIG_DISPLAY_BOARDINFO
155
156#define CONFIG_AUTO_COMPLETE
157
Paul Kocialkowski02579302015-07-20 15:17:11 +0200158#define CONFIG_SYS_LONGHELP
Paul Kocialkowski02579302015-07-20 15:17:11 +0200159
160#define CONFIG_SYS_MAXARGS 16
161#define CONFIG_SYS_CBSIZE 512
162#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) \
163 + 16)
164
165/*
166 * Serial
167 */
168
Thomas Chou4fb60552015-11-19 21:48:13 +0800169#ifdef CONFIG_SPL_BUILD
Paul Kocialkowski02579302015-07-20 15:17:11 +0200170#define CONFIG_SYS_NS16550_SERIAL
171#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Paul Kocialkowski02579302015-07-20 15:17:11 +0200172#endif
173
Thomas Chouc7b96862015-11-19 21:48:12 +0800174#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Paul Kocialkowski02579302015-07-20 15:17:11 +0200175#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
176#define CONFIG_CONS_INDEX 3
Paul Kocialkowski02579302015-07-20 15:17:11 +0200177
178#define CONFIG_BAUDRATE 115200
179#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, \
180 115200 }
181
182/*
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200183 * USB gadget
184 */
185
186#define CONFIG_USB_MUSB_PIO_ONLY
187#define CONFIG_USB_MUSB_OMAP2PLUS
188#define CONFIG_TWL4030_USB
189
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200190/*
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200191 * Fastboot
192 */
193
194#define CONFIG_USB_FUNCTION_FASTBOOT
195
196#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
197#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
198
199#define CONFIG_FASTBOOT_FLASH
200#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
201
202#define CONFIG_CMD_FASTBOOT
203
204/*
Paul Kocialkowski02579302015-07-20 15:17:11 +0200205 * Environment
206 */
207
208#define CONFIG_ENV_SIZE (128 * 1024)
209#define CONFIG_ENV_IS_NOWHERE
210
211#define CONFIG_ENV_OVERWRITE
212
213#define CONFIG_EXTRA_ENV_SETTINGS \
214 "kernel_addr_r=0x82000000\0" \
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100215 "loadaddr=0x82000000\0" \
216 "fdt_addr_r=0x88000000\0" \
217 "fdtaddr=0x88000000\0" \
218 "ramdisk_addr_r=0x88080000\0" \
219 "pxefile_addr_r=0x80100000\0" \
220 "scriptaddr=0x80000000\0" \
221 "bootm_size=0x10000000\0" \
Paul Kocialkowski02579302015-07-20 15:17:11 +0200222 "boot_mmc_dev=0\0" \
223 "kernel_mmc_part=3\0" \
224 "recovery_mmc_part=4\0" \
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100225 "fdtfile=omap3-sniper.dtb\0" \
226 "bootfile=/boot/extlinux/extlinux.conf\0" \
Paul Kocialkowski5fcbca52016-03-29 14:16:21 +0200227 "bootargs=console=ttyO2,115200 vram=5M,0x9FA00000 omapfb.vram=0:5M\0"
Paul Kocialkowski02579302015-07-20 15:17:11 +0200228
229/*
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100230 * ATAGs
Paul Kocialkowski02579302015-07-20 15:17:11 +0200231 */
232
Paul Kocialkowski02579302015-07-20 15:17:11 +0200233#define CONFIG_SETUP_MEMORY_TAGS
234#define CONFIG_CMDLINE_TAG
235#define CONFIG_INITRD_TAG
236#define CONFIG_REVISION_TAG
Paul Kocialkowski9f4e1e92015-07-20 15:17:14 +0200237#define CONFIG_SERIAL_TAG
Paul Kocialkowski02579302015-07-20 15:17:11 +0200238
239/*
240 * Boot
241 */
242
243#define CONFIG_SYS_LOAD_ADDR 0x82000000
Paul Kocialkowski02579302015-07-20 15:17:11 +0200244
245#define CONFIG_ANDROID_BOOT_IMAGE
246
247#define CONFIG_BOOTCOMMAND \
248 "setenv boot_mmc_part ${kernel_mmc_part}; " \
Paul Kocialkowski957efd42015-07-20 15:17:12 +0200249 "if test reboot-${reboot-mode} = reboot-r; then " \
250 "echo recovery; setenv boot_mmc_part ${recovery_mmc_part}; fi; " \
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200251 "if test reboot-${reboot-mode} = reboot-b; then " \
252 "echo fastboot; fastboot 0; fi; " \
Paul Kocialkowski02579302015-07-20 15:17:11 +0200253 "part start mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_start; " \
254 "part size mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_size; " \
255 "mmc dev ${boot_mmc_dev}; " \
256 "mmc read ${kernel_addr_r} ${boot_mmc_start} ${boot_mmc_size} && " \
257 "bootm ${kernel_addr_r};"
258
259/*
260 * Defaults
261 */
262
263#include <config_defaults.h>
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100264#include <config_distro_defaults.h>
Paul Kocialkowski02579302015-07-20 15:17:11 +0200265
266#endif