blob: d8ac54e7589c456bf1d1369c8ce50466c7ddce35 [file] [log] [blame]
wdenk324f6cf2002-10-07 21:13:39 +00001/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk228f29a2002-12-08 09:53:23 +00006 *
7 * Be sure to mark tests to be run before relocation as such with the
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02008 * CONFIG_SYS_POST_PREREL flag so that logging is done correctly if the
wdenk228f29a2002-12-08 09:53:23 +00009 * logbuffer support is enabled.
wdenk324f6cf2002-10-07 21:13:39 +000010 */
11
12#include <common.h>
13
wdenk324f6cf2002-10-07 21:13:39 +000014#include <post.h>
15
Yuri Tikhonov6e8ec682008-05-08 15:42:47 +020016extern int ocm_post_test (int flags);
wdenk324f6cf2002-10-07 21:13:39 +000017extern int cache_post_test (int flags);
18extern int watchdog_post_test (int flags);
19extern int i2c_post_test (int flags);
20extern int rtc_post_test (int flags);
21extern int memory_post_test (int flags);
22extern int cpu_post_test (int flags);
Igor Lisitsina11e0692007-03-28 19:06:19 +040023extern int fpu_post_test (int flags);
wdenk324f6cf2002-10-07 21:13:39 +000024extern int uart_post_test (int flags);
25extern int ether_post_test (int flags);
26extern int spi_post_test (int flags);
27extern int usb_post_test (int flags);
28extern int spr_post_test (int flags);
wdenk4532cb62003-04-27 22:52:51 +000029extern int sysmon_post_test (int flags);
wdenk5a8c51c2004-04-15 21:16:42 +000030extern int dsp_post_test (int flags);
wdenk79fa88f2004-06-07 23:46:25 +000031extern int codec_post_test (int flags);
Pavel Kolesnikov531e3e82007-07-20 15:03:03 +020032extern int ecc_post_test (int flags);
Mike Frysingerf6f73952011-05-10 13:35:40 +000033extern int flash_post_test(int flags);
wdenk4532cb62003-04-27 22:52:51 +000034
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +010035extern int dspic_init_post_test (int flags);
36extern int dspic_post_test (int flags);
37extern int gdc_post_test (int flags);
38extern int fpga_post_test (int flags);
39extern int lwmon5_watchdog_post_test(int flags);
40extern int sysmon1_post_test(int flags);
Anatolij Gustschin29fd7ce2010-04-24 19:27:11 +020041extern int coprocessor_post_test(int flags);
Mike Frysinger21513742011-05-10 16:22:25 -040042extern int led_post_test(int flags);
43extern int button_post_test(int flags);
Valentin Longchamp8d3fcb52011-09-12 04:18:40 +000044extern int memory_regions_post_test(int flags);
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +010045
wdenk4532cb62003-04-27 22:52:51 +000046extern int sysmon_init_f (void);
47
48extern void sysmon_reloc (void);
49
wdenk324f6cf2002-10-07 21:13:39 +000050
51struct post_test post_list[] =
52{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#if CONFIG_POST & CONFIG_SYS_POST_OCM
Yuri Tikhonov6e8ec682008-05-08 15:42:47 +020054 {
55 "OCM test",
56 "ocm",
57 "This test checks on chip memory (OCM).",
Yuri Tikhonov7845d492008-05-08 15:46:02 +020058 POST_ROM | POST_ALWAYS | POST_PREREL | POST_CRITICAL | POST_STOP,
Yuri Tikhonov6e8ec682008-05-08 15:42:47 +020059 &ocm_post_test,
60 NULL,
61 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062 CONFIG_SYS_POST_OCM
Yuri Tikhonov6e8ec682008-05-08 15:42:47 +020063 },
64#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065#if CONFIG_POST & CONFIG_SYS_POST_CACHE
wdenk324f6cf2002-10-07 21:13:39 +000066 {
wdenk8bde7f72003-06-27 21:31:46 +000067 "Cache test",
68 "cache",
69 "This test verifies the CPU cache operation.",
70 POST_RAM | POST_ALWAYS,
71 &cache_post_test,
72 NULL,
73 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020074 CONFIG_SYS_POST_CACHE
wdenk324f6cf2002-10-07 21:13:39 +000075 },
76#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#if CONFIG_POST & CONFIG_SYS_POST_WATCHDOG
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +010078#if defined(CONFIG_POST_WATCHDOG)
79 CONFIG_POST_WATCHDOG,
80#else
wdenk324f6cf2002-10-07 21:13:39 +000081 {
wdenk8bde7f72003-06-27 21:31:46 +000082 "Watchdog timer test",
83 "watchdog",
84 "This test checks the watchdog timer.",
wdenk8564acf2003-07-14 22:13:32 +000085 POST_RAM | POST_POWERON | POST_SLOWTEST | POST_MANUAL | POST_REBOOT,
wdenk8bde7f72003-06-27 21:31:46 +000086 &watchdog_post_test,
87 NULL,
88 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089 CONFIG_SYS_POST_WATCHDOG
wdenk324f6cf2002-10-07 21:13:39 +000090 },
91#endif
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +010092#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#if CONFIG_POST & CONFIG_SYS_POST_I2C
wdenk324f6cf2002-10-07 21:13:39 +000094 {
wdenk8bde7f72003-06-27 21:31:46 +000095 "I2C test",
96 "i2c",
97 "This test verifies the I2C operation.",
98 POST_RAM | POST_ALWAYS,
99 &i2c_post_test,
100 NULL,
101 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102 CONFIG_SYS_POST_I2C
wdenk324f6cf2002-10-07 21:13:39 +0000103 },
104#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#if CONFIG_POST & CONFIG_SYS_POST_RTC
wdenk324f6cf2002-10-07 21:13:39 +0000106 {
wdenk8bde7f72003-06-27 21:31:46 +0000107 "RTC test",
108 "rtc",
109 "This test verifies the RTC operation.",
wdenk8564acf2003-07-14 22:13:32 +0000110 POST_RAM | POST_SLOWTEST | POST_MANUAL,
wdenk8bde7f72003-06-27 21:31:46 +0000111 &rtc_post_test,
112 NULL,
113 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114 CONFIG_SYS_POST_RTC
wdenk324f6cf2002-10-07 21:13:39 +0000115 },
116#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#if CONFIG_POST & CONFIG_SYS_POST_MEMORY
wdenk324f6cf2002-10-07 21:13:39 +0000118 {
wdenk8bde7f72003-06-27 21:31:46 +0000119 "Memory test",
120 "memory",
121 "This test checks RAM.",
wdenk8564acf2003-07-14 22:13:32 +0000122 POST_ROM | POST_POWERON | POST_SLOWTEST | POST_PREREL,
wdenk8bde7f72003-06-27 21:31:46 +0000123 &memory_post_test,
124 NULL,
125 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126 CONFIG_SYS_POST_MEMORY
wdenk324f6cf2002-10-07 21:13:39 +0000127 },
128#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#if CONFIG_POST & CONFIG_SYS_POST_CPU
wdenk324f6cf2002-10-07 21:13:39 +0000130 {
wdenk8bde7f72003-06-27 21:31:46 +0000131 "CPU test",
132 "cpu",
133 "This test verifies the arithmetic logic unit of"
134 " CPU.",
135 POST_RAM | POST_ALWAYS,
136 &cpu_post_test,
137 NULL,
138 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139 CONFIG_SYS_POST_CPU
wdenk324f6cf2002-10-07 21:13:39 +0000140 },
141#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#if CONFIG_POST & CONFIG_SYS_POST_FPU
Igor Lisitsina11e0692007-03-28 19:06:19 +0400143 {
144 "FPU test",
145 "fpu",
146 "This test verifies the arithmetic logic unit of"
147 " FPU.",
148 POST_RAM | POST_ALWAYS,
149 &fpu_post_test,
150 NULL,
151 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152 CONFIG_SYS_POST_FPU
Igor Lisitsina11e0692007-03-28 19:06:19 +0400153 },
154#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#if CONFIG_POST & CONFIG_SYS_POST_UART
Stefan Roese834a45d2010-10-07 14:16:25 +0200156#if defined(CONFIG_POST_UART)
157 CONFIG_POST_UART,
158#else
wdenk324f6cf2002-10-07 21:13:39 +0000159 {
wdenk8bde7f72003-06-27 21:31:46 +0000160 "UART test",
161 "uart",
162 "This test verifies the UART operation.",
wdenk8564acf2003-07-14 22:13:32 +0000163 POST_RAM | POST_SLOWTEST | POST_MANUAL,
wdenk8bde7f72003-06-27 21:31:46 +0000164 &uart_post_test,
165 NULL,
166 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167 CONFIG_SYS_POST_UART
wdenk324f6cf2002-10-07 21:13:39 +0000168 },
Stefan Roese834a45d2010-10-07 14:16:25 +0200169#endif /* CONFIG_POST_UART */
wdenk324f6cf2002-10-07 21:13:39 +0000170#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#if CONFIG_POST & CONFIG_SYS_POST_ETHER
wdenk324f6cf2002-10-07 21:13:39 +0000172 {
wdenk8bde7f72003-06-27 21:31:46 +0000173 "ETHERNET test",
174 "ethernet",
175 "This test verifies the ETHERNET operation.",
Robert P. J. Day5735bca2016-03-27 10:18:55 -0400176 POST_RAM | POST_ALWAYS,
wdenk8bde7f72003-06-27 21:31:46 +0000177 &ether_post_test,
178 NULL,
179 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180 CONFIG_SYS_POST_ETHER
wdenk324f6cf2002-10-07 21:13:39 +0000181 },
182#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#if CONFIG_POST & CONFIG_SYS_POST_SPI
wdenk324f6cf2002-10-07 21:13:39 +0000184 {
wdenk8bde7f72003-06-27 21:31:46 +0000185 "SPI test",
186 "spi",
187 "This test verifies the SPI operation.",
Robert P. J. Day5735bca2016-03-27 10:18:55 -0400188 POST_RAM | POST_ALWAYS,
wdenk8bde7f72003-06-27 21:31:46 +0000189 &spi_post_test,
190 NULL,
191 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200192 CONFIG_SYS_POST_SPI
wdenk324f6cf2002-10-07 21:13:39 +0000193 },
194#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#if CONFIG_POST & CONFIG_SYS_POST_USB
wdenk324f6cf2002-10-07 21:13:39 +0000196 {
wdenk8bde7f72003-06-27 21:31:46 +0000197 "USB test",
198 "usb",
199 "This test verifies the USB operation.",
Robert P. J. Day5735bca2016-03-27 10:18:55 -0400200 POST_RAM | POST_ALWAYS,
wdenk8bde7f72003-06-27 21:31:46 +0000201 &usb_post_test,
202 NULL,
203 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204 CONFIG_SYS_POST_USB
wdenk324f6cf2002-10-07 21:13:39 +0000205 },
206#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#if CONFIG_POST & CONFIG_SYS_POST_SPR
wdenk324f6cf2002-10-07 21:13:39 +0000208 {
wdenk8bde7f72003-06-27 21:31:46 +0000209 "SPR test",
210 "spr",
211 "This test checks SPR contents.",
Stefan Roeseb2e21422008-01-09 10:38:58 +0100212 POST_RAM | POST_ALWAYS,
wdenk8bde7f72003-06-27 21:31:46 +0000213 &spr_post_test,
214 NULL,
215 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216 CONFIG_SYS_POST_SPR
wdenk324f6cf2002-10-07 21:13:39 +0000217 },
218#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#if CONFIG_POST & CONFIG_SYS_POST_SYSMON
wdenk4532cb62003-04-27 22:52:51 +0000220 {
wdenk8bde7f72003-06-27 21:31:46 +0000221 "SYSMON test",
222 "sysmon",
223 "This test monitors system hardware.",
224 POST_RAM | POST_ALWAYS,
225 &sysmon_post_test,
226 &sysmon_init_f,
227 &sysmon_reloc,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228 CONFIG_SYS_POST_SYSMON
wdenk4532cb62003-04-27 22:52:51 +0000229 },
230#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#if CONFIG_POST & CONFIG_SYS_POST_DSP
wdenk5a8c51c2004-04-15 21:16:42 +0000232 {
233 "DSP test",
234 "dsp",
235 "This test checks any connected DSP(s).",
Robert P. J. Day5735bca2016-03-27 10:18:55 -0400236 POST_RAM | POST_ALWAYS,
wdenk5a8c51c2004-04-15 21:16:42 +0000237 &dsp_post_test,
238 NULL,
239 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240 CONFIG_SYS_POST_DSP
wdenk5a8c51c2004-04-15 21:16:42 +0000241 },
242#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#if CONFIG_POST & CONFIG_SYS_POST_CODEC
wdenk79fa88f2004-06-07 23:46:25 +0000244 {
245 "CODEC test",
246 "codec",
247 "This test checks any connected codec(s).",
248 POST_RAM | POST_MANUAL,
249 &codec_post_test,
250 NULL,
251 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252 CONFIG_SYS_POST_CODEC
wdenk79fa88f2004-06-07 23:46:25 +0000253 },
254#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200255#if CONFIG_POST & CONFIG_SYS_POST_ECC
Pavel Kolesnikov531e3e82007-07-20 15:03:03 +0200256 {
257 "ECC test",
258 "ecc",
Larry Johnson8dafa872008-01-12 23:35:33 -0500259 "This test checks the ECC facility of memory.",
260 POST_ROM | POST_ALWAYS | POST_PREREL,
Pavel Kolesnikov531e3e82007-07-20 15:03:03 +0200261 &ecc_post_test,
262 NULL,
263 NULL,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264 CONFIG_SYS_POST_ECC
Pavel Kolesnikov531e3e82007-07-20 15:03:03 +0200265 },
266#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200267#if CONFIG_POST & CONFIG_SYS_POST_BSPEC1
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +0100268 CONFIG_POST_BSPEC1,
269#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200270#if CONFIG_POST & CONFIG_SYS_POST_BSPEC2
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +0100271 CONFIG_POST_BSPEC2,
272#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#if CONFIG_POST & CONFIG_SYS_POST_BSPEC3
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +0100274 CONFIG_POST_BSPEC3,
275#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200276#if CONFIG_POST & CONFIG_SYS_POST_BSPEC4
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +0100277 CONFIG_POST_BSPEC4,
278#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279#if CONFIG_POST & CONFIG_SYS_POST_BSPEC5
Yuri Tikhonov65b20dc2008-02-04 14:10:42 +0100280 CONFIG_POST_BSPEC5,
281#endif
Anatolij Gustschin29fd7ce2010-04-24 19:27:11 +0200282#if CONFIG_POST & CONFIG_SYS_POST_COPROC
283 {
284 "Coprocessors communication test",
285 "coproc_com",
286 "This test checks communication with coprocessors.",
287 POST_RAM | POST_ALWAYS | POST_CRITICAL,
288 &coprocessor_post_test,
289 NULL,
290 NULL,
291 CONFIG_SYS_POST_COPROC
Mike Frysingerf6f73952011-05-10 13:35:40 +0000292 },
293#endif
294#if CONFIG_POST & CONFIG_SYS_POST_FLASH
295 {
296 "Parallel NOR flash test",
297 "flash",
298 "This test verifies parallel flash operations.",
299 POST_RAM | POST_SLOWTEST | POST_MANUAL,
300 &flash_post_test,
301 NULL,
302 NULL,
303 CONFIG_SYS_POST_FLASH
304 },
Anatolij Gustschin29fd7ce2010-04-24 19:27:11 +0200305#endif
Valentin Longchamp8d3fcb52011-09-12 04:18:40 +0000306#if CONFIG_POST & CONFIG_SYS_POST_MEM_REGIONS
307 {
308 "Memory regions test",
309 "mem_regions",
310 "This test checks regularly placed regions of the RAM.",
311 POST_ROM | POST_SLOWTEST | POST_PREREL,
312 &memory_regions_post_test,
313 NULL,
314 NULL,
315 CONFIG_SYS_POST_MEM_REGIONS
316 },
317#endif
wdenk324f6cf2002-10-07 21:13:39 +0000318};
319
Mike Frysingerd2397812011-05-10 07:28:35 +0000320unsigned int post_list_size = ARRAY_SIZE(post_list);