Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 05097246f352eca76207c9ebb08656c88bdf751a / . / llvm / lib / Target / X86 / X86MacroFusion.cpp
blob: 4e11397dec4dfc7db258a13ade6daba32bba0250 [file] [log] [blame]
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]1//===- X86MacroFusion.cpp - X86 Macro Fusion ------------------------------===//
2//
3// The LLVM Compiler Infrastructure
4//
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]5// This file is distributed under the University of Illinois Open Source
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]10/// \file This file contains the X86 implementation of the DAG scheduling
11/// mutation to pair instructions back to back.
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]12//
13//===----------------------------------------------------------------------===//
14
Michael Zolotukhin67b04bd2017-12-13 22:21:02 +0000[diff] [blame]15#include "X86MacroFusion.h"
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]16#include "X86Subtarget.h"
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]17#include "llvm/CodeGen/MacroFusion.h"
David Blaikie3f833ed2017-11-08 01:01:31 +0000[diff] [blame]18#include "llvm/CodeGen/TargetInstrInfo.h"
Evandro Menezesa8d33012017-02-21 22:16:13 +0000[diff] [blame]19
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]20using namespace llvm;
21
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]22/// \brief Check if the instr pair, FirstMI and SecondMI, should be fused
23/// together. Given SecondMI, when FirstMI is unspecified, then check if
24/// SecondMI may be part of a fused pair at all.
25static bool shouldScheduleAdjacent(const TargetInstrInfo &TII,
26 const TargetSubtargetInfo &TSI,
27 const MachineInstr *FirstMI,
28 const MachineInstr &SecondMI) {
29 const X86Subtarget &ST = static_cast<const X86Subtarget&>(TSI);
Craig Topper641e2af2017-08-30 04:34:48 +0000[diff] [blame]30 // Check if this processor supports macro-fusion.
31 if (!ST.hasMacroFusion())
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]32 return false;
33
34 enum {
35 FuseTest,
36 FuseCmp,
37 FuseInc
38 } FuseKind;
39
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]40 unsigned FirstOpcode = FirstMI
41 ? FirstMI->getOpcode()
Evandro Menezesb9b7f4b2017-02-21 22:16:11 +0000[diff] [blame]42 : static_cast<unsigned>(X86::INSTRUCTION_LIST_END);
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]43 unsigned SecondOpcode = SecondMI.getOpcode();
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]44
45 switch (SecondOpcode) {
46 default:
47 return false;
48 case X86::JE_1:
49 case X86::JNE_1:
50 case X86::JL_1:
51 case X86::JLE_1:
52 case X86::JG_1:
53 case X86::JGE_1:
54 FuseKind = FuseInc;
55 break;
56 case X86::JB_1:
57 case X86::JBE_1:
58 case X86::JA_1:
59 case X86::JAE_1:
60 FuseKind = FuseCmp;
61 break;
62 case X86::JS_1:
63 case X86::JNS_1:
64 case X86::JP_1:
65 case X86::JNP_1:
66 case X86::JO_1:
67 case X86::JNO_1:
68 FuseKind = FuseTest;
69 break;
70 }
71
72 switch (FirstOpcode) {
73 default:
74 return false;
75 case X86::TEST8rr:
76 case X86::TEST16rr:
77 case X86::TEST32rr:
78 case X86::TEST64rr:
79 case X86::TEST8ri:
80 case X86::TEST16ri:
81 case X86::TEST32ri:
82 case X86::TEST32i32:
83 case X86::TEST64i32:
84 case X86::TEST64ri32:
Craig Topperc20b46d2017-10-01 23:53:53 +0000[diff] [blame]85 case X86::TEST8mr:
86 case X86::TEST16mr:
87 case X86::TEST32mr:
88 case X86::TEST64mr:
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]89 case X86::AND16i16:
90 case X86::AND16ri:
91 case X86::AND16ri8:
92 case X86::AND16rm:
93 case X86::AND16rr:
94 case X86::AND32i32:
95 case X86::AND32ri:
96 case X86::AND32ri8:
97 case X86::AND32rm:
98 case X86::AND32rr:
99 case X86::AND64i32:
100 case X86::AND64ri32:
101 case X86::AND64ri8:
102 case X86::AND64rm:
103 case X86::AND64rr:
104 case X86::AND8i8:
105 case X86::AND8ri:
106 case X86::AND8rm:
107 case X86::AND8rr:
108 return true;
109 case X86::CMP16i16:
110 case X86::CMP16ri:
111 case X86::CMP16ri8:
112 case X86::CMP16rm:
113 case X86::CMP16rr:
114 case X86::CMP32i32:
115 case X86::CMP32ri:
116 case X86::CMP32ri8:
117 case X86::CMP32rm:
118 case X86::CMP32rr:
119 case X86::CMP64i32:
120 case X86::CMP64ri32:
121 case X86::CMP64ri8:
122 case X86::CMP64rm:
123 case X86::CMP64rr:
124 case X86::CMP8i8:
125 case X86::CMP8ri:
126 case X86::CMP8rm:
127 case X86::CMP8rr:
128 case X86::ADD16i16:
129 case X86::ADD16ri:
130 case X86::ADD16ri8:
131 case X86::ADD16ri8_DB:
132 case X86::ADD16ri_DB:
133 case X86::ADD16rm:
134 case X86::ADD16rr:
135 case X86::ADD16rr_DB:
136 case X86::ADD32i32:
137 case X86::ADD32ri:
138 case X86::ADD32ri8:
139 case X86::ADD32ri8_DB:
140 case X86::ADD32ri_DB:
141 case X86::ADD32rm:
142 case X86::ADD32rr:
143 case X86::ADD32rr_DB:
144 case X86::ADD64i32:
145 case X86::ADD64ri32:
146 case X86::ADD64ri32_DB:
147 case X86::ADD64ri8:
148 case X86::ADD64ri8_DB:
149 case X86::ADD64rm:
150 case X86::ADD64rr:
151 case X86::ADD64rr_DB:
152 case X86::ADD8i8:
153 case X86::ADD8mi:
154 case X86::ADD8mr:
155 case X86::ADD8ri:
156 case X86::ADD8rm:
157 case X86::ADD8rr:
158 case X86::SUB16i16:
159 case X86::SUB16ri:
160 case X86::SUB16ri8:
161 case X86::SUB16rm:
162 case X86::SUB16rr:
163 case X86::SUB32i32:
164 case X86::SUB32ri:
165 case X86::SUB32ri8:
166 case X86::SUB32rm:
167 case X86::SUB32rr:
168 case X86::SUB64i32:
169 case X86::SUB64ri32:
170 case X86::SUB64ri8:
171 case X86::SUB64rm:
172 case X86::SUB64rr:
173 case X86::SUB8i8:
174 case X86::SUB8ri:
175 case X86::SUB8rm:
176 case X86::SUB8rr:
177 return FuseKind == FuseCmp || FuseKind == FuseInc;
178 case X86::INC16r:
179 case X86::INC32r:
180 case X86::INC64r:
181 case X86::INC8r:
182 case X86::DEC16r:
183 case X86::DEC32r:
184 case X86::DEC64r:
185 case X86::DEC8r:
186 return FuseKind == FuseInc;
187 case X86::INSTRUCTION_LIST_END:
188 return true;
189 }
190}
191
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]192namespace llvm {
193
194std::unique_ptr<ScheduleDAGMutation>
195createX86MacroFusionDAGMutation () {
Florian Hahn5f746c82017-06-19 12:53:31 +0000[diff] [blame]196 return createBranchMacroFusionDAGMutation(shouldScheduleAdjacent);
Evandro Menezes94edf022017-02-01 02:54:34 +0000[diff] [blame]197}
198
199} // end namespace llvm