blob: 9792bd86f298c30c4a7d7a668d98043f14cc796a [file] [log] [blame]
Tom Stellard75aadc22012-12-11 21:25:42 +00001//===-- AMDGPU.h - MachineFunction passes hw codegen --------------*- C++ -*-=//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8/// \file
9//===----------------------------------------------------------------------===//
10
11#ifndef AMDGPU_H
12#define AMDGPU_H
13
14#include "AMDGPUTargetMachine.h"
15#include "llvm/Support/TargetRegistry.h"
16#include "llvm/Target/TargetMachine.h"
17
18namespace llvm {
19
20class FunctionPass;
21class AMDGPUTargetMachine;
22
23// R600 Passes
24FunctionPass* createR600KernelParametersPass(const DataLayout *TD);
25FunctionPass *createR600ExpandSpecialInstrsPass(TargetMachine &tm);
Vincent Lejeunef43bc572013-04-01 21:47:42 +000026FunctionPass *createR600EmitClauseMarkers(TargetMachine &tm);
Vincent Lejeune147700b2013-04-30 00:14:27 +000027FunctionPass *createR600Packetizer(TargetMachine &tm);
Vincent Lejeunebfaa63a62013-04-01 21:48:05 +000028FunctionPass *createR600ControlFlowFinalizer(TargetMachine &tm);
Tom Stellard75aadc22012-12-11 21:25:42 +000029
30// SI Passes
Tom Stellardf8794352012-12-19 22:10:31 +000031FunctionPass *createSIAnnotateControlFlowPass();
Tom Stellard75aadc22012-12-11 21:25:42 +000032FunctionPass *createSILowerControlFlowPass(TargetMachine &tm);
33FunctionPass *createSICodeEmitterPass(formatted_raw_ostream &OS);
Tom Stellardc4cabef2013-01-18 21:15:53 +000034FunctionPass *createSIInsertWaits(TargetMachine &tm);
Tom Stellard75aadc22012-12-11 21:25:42 +000035
36// Passes common to R600 and SI
Tom Stellardf8794352012-12-19 22:10:31 +000037Pass *createAMDGPUStructurizeCFGPass();
Tom Stellard75aadc22012-12-11 21:25:42 +000038FunctionPass *createAMDGPUConvertToISAPass(TargetMachine &tm);
Tom Stellardf3b2a1e2013-02-06 17:32:29 +000039FunctionPass* createAMDGPUIndirectAddressingPass(TargetMachine &tm);
Tom Stellard75aadc22012-12-11 21:25:42 +000040
41} // End namespace llvm
42
43namespace ShaderType {
44 enum Type {
45 PIXEL = 0,
46 VERTEX = 1,
47 GEOMETRY = 2,
48 COMPUTE = 3
49 };
50}
51
52#endif // AMDGPU_H