blob: 4cee5a7eba90b8a1ac5559bcb5f4b4088051acb1 [file] [log] [blame]
Mehdi Amini945a6602015-02-27 18:32:11 +00001; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=pic -mtriple=thumbv7-apple-ios | FileCheck %s --check-prefix=THUMB
Mehdi Amini945a6602015-02-27 18:32:11 +00002; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=pic -mtriple=armv7-apple-ios | FileCheck %s --check-prefix=ARMv7
Peter Collingbourne97aae402015-10-26 18:23:16 +00003; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -arm-force-fast-isel -relocation-model=pic -mtriple=thumbv7-none-linux-gnueabi | FileCheck %s --check-prefix=THUMB-ELF
4; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -arm-force-fast-isel -relocation-model=pic -mtriple=armv7-none-linux-gnueabi | FileCheck %s --check-prefix=ARMv7-ELF
Jush Lue87e5592012-08-29 02:41:21 +00005
6@g = global i32 0, align 4
7
8define i32 @LoadGV() {
9entry:
10; THUMB: LoadGV
11; THUMB: movw [[reg0:r[0-9]+]],
12; THUMB: movt [[reg0]],
13; THUMB: add [[reg0]], pc
Jush Lu47172a02012-09-27 05:21:41 +000014; THUMB-ELF: LoadGV
Mihai Popa8a9da5b2013-07-22 15:49:36 +000015; THUMB-ELF: ldr r[[reg0:[0-9]+]],
Peter Collingbourne97aae402015-10-26 18:23:16 +000016; THUMB-ELF: add r[[reg0]], pc
17; THUMB-ELF: ldr r[[reg0]], [r[[reg0]]]
Jush Lue87e5592012-08-29 02:41:21 +000018; ARM: LoadGV
19; ARM: ldr [[reg1:r[0-9]+]],
20; ARM: add [[reg1]], pc, [[reg1]]
21; ARMv7: LoadGV
22; ARMv7: movw [[reg2:r[0-9]+]],
23; ARMv7: movt [[reg2]],
24; ARMv7: add [[reg2]], pc, [[reg2]]
Jush Lu47172a02012-09-27 05:21:41 +000025; ARMv7-ELF: LoadGV
26; ARMv7-ELF: ldr r[[reg2:[0-9]+]],
Benjamin Kramer30920662013-08-16 12:52:08 +000027; ARMv7-ELF: .LPC
Peter Collingbourne56fff8d2015-10-26 20:49:49 +000028; ARMv7-ELF-NEXT: ldr r[[reg2]], [pc, r[[reg2]]]
Peter Collingbourne97aae402015-10-26 18:23:16 +000029; ARMv7-ELF: ldr r[[reg2]], [r[[reg2]]]
David Blaikiea79ac142015-02-27 21:17:42 +000030 %tmp = load i32, i32* @g
Jush Lue87e5592012-08-29 02:41:21 +000031 ret i32 %tmp
32}
33
34@i = external global i32
35
36define i32 @LoadIndirectSymbol() {
37entry:
38; THUMB: LoadIndirectSymbol
39; THUMB: movw r[[reg3:[0-9]+]],
40; THUMB: movt r[[reg3]],
41; THUMB: add r[[reg3]], pc
42; THUMB: ldr r[[reg3]], [r[[reg3]]]
Jush Lu47172a02012-09-27 05:21:41 +000043; THUMB-ELF: LoadIndirectSymbol
Mihai Popa8a9da5b2013-07-22 15:49:36 +000044; THUMB-ELF: ldr r[[reg3:[0-9]+]],
Peter Collingbourne97aae402015-10-26 18:23:16 +000045; THUMB-ELF: ldr r[[reg4:[0-9]+]], [r[[reg3]]]
46; THUMB-ELF: ldr r0, [r[[reg4]]]
Jush Lue87e5592012-08-29 02:41:21 +000047; ARM: LoadIndirectSymbol
48; ARM: ldr [[reg4:r[0-9]+]],
49; ARM: ldr [[reg4]], [pc, [[reg4]]]
50; ARMv7: LoadIndirectSymbol
51; ARMv7: movw r[[reg5:[0-9]+]],
52; ARMv7: movt r[[reg5]],
53; ARMv7: add r[[reg5]], pc, r[[reg5]]
54; ARMv7: ldr r[[reg5]], [r[[reg5]]]
Jush Lu47172a02012-09-27 05:21:41 +000055; ARMv7-ELF: LoadIndirectSymbol
56; ARMv7-ELF: ldr r[[reg5:[0-9]+]],
Benjamin Kramer30920662013-08-16 12:52:08 +000057; ARMv7-ELF: .LPC
Peter Collingbourne97aae402015-10-26 18:23:16 +000058; ARMv7-ELF: ldr r[[reg6:[0-9]+]], [pc, r[[reg5]]]
59; ARMv7-ELF: ldr r0, [r[[reg5]]]
David Blaikiea79ac142015-02-27 21:17:42 +000060 %tmp = load i32, i32* @i
Jush Lue87e5592012-08-29 02:41:21 +000061 ret i32 %tmp
62}