blob: 62f0dab1e9898a520bdbb2ac314056a2be6f070f [file] [log] [blame]
Clement Courbet44b4c542018-06-19 11:28:59 +00001//===-- Target.h ------------------------------------------------*- C++ -*-===//
2//
Chandler Carruth2946cd72019-01-19 08:50:56 +00003// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
Clement Courbet44b4c542018-06-19 11:28:59 +00006//
7//===----------------------------------------------------------------------===//
8///
9/// \file
10///
11/// Classes that handle the creation of target-specific objects. This is
Clement Courbet50cdd562019-10-09 11:58:42 +000012/// similar to Target/TargetRegistry.
Clement Courbet44b4c542018-06-19 11:28:59 +000013///
14//===----------------------------------------------------------------------===//
15
16#ifndef LLVM_TOOLS_LLVM_EXEGESIS_TARGET_H
17#define LLVM_TOOLS_LLVM_EXEGESIS_TARGET_H
18
Clement Courbet4860b982018-06-26 08:49:30 +000019#include "BenchmarkResult.h"
20#include "BenchmarkRunner.h"
21#include "LlvmState.h"
Clement Courbetd939f6d2018-09-13 07:40:53 +000022#include "SnippetGenerator.h"
Clement Courbet44b4c542018-06-19 11:28:59 +000023#include "llvm/ADT/Triple.h"
Clement Courbet6fd00e32018-06-20 11:54:35 +000024#include "llvm/CodeGen/TargetPassConfig.h"
Guillaume Chateletfb943542018-08-01 14:41:45 +000025#include "llvm/IR/CallingConv.h"
Clement Courbet6fd00e32018-06-20 11:54:35 +000026#include "llvm/IR/LegacyPassManager.h"
Clement Courbeta51efc22018-06-25 13:12:02 +000027#include "llvm/MC/MCInst.h"
28#include "llvm/MC/MCRegisterInfo.h"
Clement Courbet44b4c542018-06-19 11:28:59 +000029
Fangrui Song32401af2018-10-22 17:10:47 +000030namespace llvm {
Clement Courbet44b4c542018-06-19 11:28:59 +000031namespace exegesis {
32
Clement Courbet41c8af32018-10-25 07:44:01 +000033struct PfmCountersInfo {
34 // An optional name of a performance counter that can be used to measure
35 // cycles.
Simon Pilgrim2a9c7282018-10-25 10:45:38 +000036 const char *CycleCounter;
Clement Courbet41c8af32018-10-25 07:44:01 +000037
38 // An optional name of a performance counter that can be used to measure
39 // uops.
Simon Pilgrim2a9c7282018-10-25 10:45:38 +000040 const char *UopsCounter;
Clement Courbet41c8af32018-10-25 07:44:01 +000041
42 // An IssueCounter specifies how to measure uops issued to specific proc
43 // resources.
44 struct IssueCounter {
Simon Pilgrim2a9c7282018-10-25 10:45:38 +000045 const char *Counter;
Clement Courbet41c8af32018-10-25 07:44:01 +000046 // The name of the ProcResource that this counter measures.
Simon Pilgrim2a9c7282018-10-25 10:45:38 +000047 const char *ProcResName;
Clement Courbet41c8af32018-10-25 07:44:01 +000048 };
49 // An optional list of IssueCounters.
Simon Pilgrim2a9c7282018-10-25 10:45:38 +000050 const IssueCounter *IssueCounters;
51 unsigned NumIssueCounters;
Clement Courbet41c8af32018-10-25 07:44:01 +000052
53 static const PfmCountersInfo Default;
54};
55
56struct CpuAndPfmCounters {
Simon Pilgrim2a9c7282018-10-25 10:45:38 +000057 const char *CpuName;
58 const PfmCountersInfo *PCI;
Clement Courbet50cdd562019-10-09 11:58:42 +000059 bool operator<(StringRef S) const { return StringRef(CpuName) < S; }
Clement Courbet41c8af32018-10-25 07:44:01 +000060};
61
Clement Courbet44b4c542018-06-19 11:28:59 +000062class ExegesisTarget {
63public:
Clement Courbet50cdd562019-10-09 11:58:42 +000064 explicit ExegesisTarget(ArrayRef<CpuAndPfmCounters> CpuPfmCounters)
Clement Courbet41c8af32018-10-25 07:44:01 +000065 : CpuPfmCounters(CpuPfmCounters) {}
66
Clement Courbet6fd00e32018-06-20 11:54:35 +000067 // Targets can use this to add target-specific passes in assembleToStream();
Clement Courbet50cdd562019-10-09 11:58:42 +000068 virtual void addTargetSpecificPasses(PassManagerBase &PM) const {}
Clement Courbet6fd00e32018-06-20 11:54:35 +000069
Clement Courbeta51efc22018-06-25 13:12:02 +000070 // Generates code to move a constant into a the given register.
Guillaume Chateletc96a97b2018-09-20 12:22:18 +000071 // Precondition: Value must fit into Reg.
Clement Courbet50cdd562019-10-09 11:58:42 +000072 virtual std::vector<MCInst> setRegTo(const MCSubtargetInfo &STI, unsigned Reg,
73 const APInt &Value) const = 0;
Guillaume Chatelet5ad29092018-09-18 11:26:27 +000074
75 // Returns the register pointing to scratch memory, or 0 if this target
76 // does not support memory operands. The benchmark function uses the
77 // default calling convention.
Clement Courbet50cdd562019-10-09 11:58:42 +000078 virtual unsigned getScratchMemoryRegister(const Triple &) const { return 0; }
Guillaume Chateletfb943542018-08-01 14:41:45 +000079
80 // Fills memory operands with references to the address at [Reg] + Offset.
Guillaume Chatelet70ac0192018-09-27 09:23:04 +000081 virtual void fillMemoryOperands(InstructionTemplate &IT, unsigned Reg,
Guillaume Chateletc96a97b2018-09-20 12:22:18 +000082 unsigned Offset) const {
Guillaume Chateletc96a97b2018-09-20 12:22:18 +000083 llvm_unreachable(
84 "fillMemoryOperands() requires getScratchMemoryRegister() > 0");
85 }
Guillaume Chateletfb943542018-08-01 14:41:45 +000086
Clement Courbet9431b722019-09-27 12:56:24 +000087 // Returns a counter usable as a loop counter.
Clement Courbet50cdd562019-10-09 11:58:42 +000088 virtual unsigned getLoopCounterRegister(const Triple &) const { return 0; }
Clement Courbet9431b722019-09-27 12:56:24 +000089
90 // Adds the code to decrement the loop counter and
Clement Courbetc0292742019-10-03 07:56:56 +000091 virtual void decrementLoopCounterAndJump(MachineBasicBlock &MBB,
92 MachineBasicBlock &TargetMBB,
Clement Courbet50cdd562019-10-09 11:58:42 +000093 const MCInstrInfo &MII) const {
Clement Courbet9431b722019-09-27 12:56:24 +000094 llvm_unreachable("decrementLoopCounterAndBranch() requires "
95 "getLoopCounterRegister() > 0");
96 }
97
Clement Courbet52da9382019-03-26 15:44:57 +000098 // Returns a list of unavailable registers.
99 // Targets can use this to prevent some registers to be automatically selected
100 // for use in snippets.
101 virtual ArrayRef<unsigned> getUnavailableRegisters() const { return {}; }
102
Guillaume Chateletfb943542018-08-01 14:41:45 +0000103 // Returns the maximum number of bytes a load/store instruction can access at
104 // once. This is typically the size of the largest register available on the
105 // processor. Note that this only used as a hint to generate independant
106 // load/stores to/from memory, so the exact returned value does not really
107 // matter as long as it's large enough.
Guillaume Chateletc96a97b2018-09-20 12:22:18 +0000108 virtual unsigned getMaxMemoryAccessSize() const { return 0; }
Guillaume Chateletfb943542018-08-01 14:41:45 +0000109
Roman Lebedev404bdb12019-04-06 14:16:26 +0000110 // Assigns a random operand of the right type to variable Var.
111 // The default implementation only handles generic operand types.
112 // The target is responsible for handling any operand
113 // starting from OPERAND_FIRST_TARGET.
114 virtual void randomizeMCOperand(const Instruction &Instr, const Variable &Var,
Clement Courbet50cdd562019-10-09 11:58:42 +0000115 MCOperand &AssignedValue,
116 const BitVector &ForbiddenRegs) const;
Roman Lebedev404bdb12019-04-06 14:16:26 +0000117
Clement Courbetd939f6d2018-09-13 07:40:53 +0000118 // Creates a snippet generator for the given mode.
119 std::unique_ptr<SnippetGenerator>
120 createSnippetGenerator(InstructionBenchmark::ModeE Mode,
Clement Courbet2cd0f282019-10-08 14:30:24 +0000121 const LLVMState &State,
122 const SnippetGenerator::Options &Opts) const;
Clement Courbet4860b982018-06-26 08:49:30 +0000123 // Creates a benchmark runner for the given mode.
124 std::unique_ptr<BenchmarkRunner>
125 createBenchmarkRunner(InstructionBenchmark::ModeE Mode,
126 const LLVMState &State) const;
127
Clement Courbet44b4c542018-06-19 11:28:59 +0000128 // Returns the ExegesisTarget for the given triple or nullptr if the target
129 // does not exist.
Clement Courbet50cdd562019-10-09 11:58:42 +0000130 static const ExegesisTarget *lookup(Triple TT);
Clement Courbet4860b982018-06-26 08:49:30 +0000131 // Returns the default (unspecialized) ExegesisTarget.
132 static const ExegesisTarget &getDefault();
Clement Courbet44b4c542018-06-19 11:28:59 +0000133 // Registers a target. Not thread safe.
134 static void registerTarget(ExegesisTarget *T);
135
Roman Lebedev3de96642018-06-19 11:58:10 +0000136 virtual ~ExegesisTarget();
Clement Courbet44b4c542018-06-19 11:28:59 +0000137
Clement Courbet41c8af32018-10-25 07:44:01 +0000138 // Returns the Pfm counters for the given CPU (or the default if no pfm
139 // counters are defined for this CPU).
Clement Courbet50cdd562019-10-09 11:58:42 +0000140 const PfmCountersInfo &getPfmCounters(StringRef CpuName) const;
Clement Courbet41c8af32018-10-25 07:44:01 +0000141
Clement Courbet44b4c542018-06-19 11:28:59 +0000142private:
Clement Courbet50cdd562019-10-09 11:58:42 +0000143 virtual bool matchesArch(Triple::ArchType Arch) const = 0;
Clement Courbet4860b982018-06-26 08:49:30 +0000144
Clement Courbetd939f6d2018-09-13 07:40:53 +0000145 // Targets can implement their own snippet generators/benchmarks runners by
Clement Courbet4860b982018-06-26 08:49:30 +0000146 // implementing these.
Miloš Stojanović24b7b992020-01-17 14:28:54 +0100147 std::unique_ptr<SnippetGenerator> virtual createSerialSnippetGenerator(
Clement Courbet2cd0f282019-10-08 14:30:24 +0000148 const LLVMState &State, const SnippetGenerator::Options &Opts) const;
Miloš Stojanović24b7b992020-01-17 14:28:54 +0100149 std::unique_ptr<SnippetGenerator> virtual createParallelSnippetGenerator(
Clement Courbet2cd0f282019-10-08 14:30:24 +0000150 const LLVMState &State, const SnippetGenerator::Options &Opts) const;
Clement Courbet4860b982018-06-26 08:49:30 +0000151 std::unique_ptr<BenchmarkRunner> virtual createLatencyBenchmarkRunner(
Clement Courbet362653f2019-01-30 16:02:20 +0000152 const LLVMState &State, InstructionBenchmark::ModeE Mode) const;
Clement Courbet4860b982018-06-26 08:49:30 +0000153 std::unique_ptr<BenchmarkRunner> virtual createUopsBenchmarkRunner(
154 const LLVMState &State) const;
155
Clement Courbetcff2caa2018-06-25 11:22:23 +0000156 const ExegesisTarget *Next = nullptr;
Clement Courbet50cdd562019-10-09 11:58:42 +0000157 const ArrayRef<CpuAndPfmCounters> CpuPfmCounters;
Clement Courbet44b4c542018-06-19 11:28:59 +0000158};
159
Clement Courbetcff2caa2018-06-25 11:22:23 +0000160} // namespace exegesis
Fangrui Song32401af2018-10-22 17:10:47 +0000161} // namespace llvm
Clement Courbet44b4c542018-06-19 11:28:59 +0000162
163#endif // LLVM_TOOLS_LLVM_EXEGESIS_TARGET_H