blob: e08204407d08f2056c91fd40eee522e2304c809f [file] [log] [blame]
Eugene Zelenkofb69e662017-06-06 22:22:41 +00001//===- MIParser.h - Machine Instructions Parser -----------------*- C++ -*-===//
Alex Lorenz8e0a1b42015-06-22 17:02:30 +00002//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file declares the function that parses the machine instructions.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H
15#define LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H
16
Alex Lorenz33f0aef2015-06-26 16:46:11 +000017#include "llvm/ADT/DenseMap.h"
Eugene Zelenkofb69e662017-06-06 22:22:41 +000018#include "llvm/ADT/StringMap.h"
19#include "llvm/Support/Allocator.h"
Alex Lorenz8e0a1b42015-06-22 17:02:30 +000020
21namespace llvm {
22
Alex Lorenz33f0aef2015-06-26 16:46:11 +000023class MachineBasicBlock;
Alex Lorenz8e0a1b42015-06-22 17:02:30 +000024class MachineFunction;
Alex Lorenzdf9e3c62015-08-19 00:13:25 +000025class MDNode;
Matthias Braun74ad41c2016-10-11 03:13:01 +000026class RegisterBank;
Alex Lorenz5d6108e2015-06-26 22:56:48 +000027struct SlotMapping;
Alex Lorenz8e0a1b42015-06-22 17:02:30 +000028class SMDiagnostic;
29class SourceMgr;
Eugene Zelenkofb69e662017-06-06 22:22:41 +000030class StringRef;
Matthias Braun74ad41c2016-10-11 03:13:01 +000031class TargetRegisterClass;
32
33struct VRegInfo {
34 enum uint8_t {
35 UNKNOWN, NORMAL, GENERIC, REGBANK
36 } Kind = UNKNOWN;
37 bool Explicit = false; ///< VReg was explicitly specified in the .mir file.
38 union {
39 const TargetRegisterClass *RC;
40 const RegisterBank *RegBank;
41 } D;
42 unsigned VReg;
43 unsigned PreferredReg = 0;
44};
Alex Lorenz8e0a1b42015-06-22 17:02:30 +000045
Eugene Zelenkofb69e662017-06-06 22:22:41 +000046using Name2RegClassMap = StringMap<const TargetRegisterClass *>;
47using Name2RegBankMap = StringMap<const RegisterBank *>;
Matthias Braunde5fea22017-01-18 00:59:19 +000048
Alex Lorenz7a503fa2015-07-07 17:46:43 +000049struct PerFunctionMIParsingState {
Matthias Braun74ad41c2016-10-11 03:13:01 +000050 BumpPtrAllocator Allocator;
Matthias Braun83947862016-07-13 22:23:23 +000051 MachineFunction &MF;
Matthias Braune35861d2016-07-13 23:27:50 +000052 SourceMgr *SM;
53 const SlotMapping &IRSlots;
Matthias Braunde5fea22017-01-18 00:59:19 +000054 const Name2RegClassMap &Names2RegClasses;
55 const Name2RegBankMap &Names2RegBanks;
Matthias Braun83947862016-07-13 22:23:23 +000056
Alex Lorenz7a503fa2015-07-07 17:46:43 +000057 DenseMap<unsigned, MachineBasicBlock *> MBBSlots;
Matthias Braun74ad41c2016-10-11 03:13:01 +000058 DenseMap<unsigned, VRegInfo*> VRegInfos;
Puyan Lotfi399b46c2018-03-30 18:15:54 +000059 StringMap<VRegInfo*> VRegInfosNamed;
Alex Lorenz7feaf7c2015-07-16 23:37:45 +000060 DenseMap<unsigned, int> FixedStackObjectSlots;
61 DenseMap<unsigned, int> StackObjectSlots;
Alex Lorenzab980492015-07-20 20:51:18 +000062 DenseMap<unsigned, unsigned> ConstantPoolSlots;
Alex Lorenz31d70682015-07-15 23:38:35 +000063 DenseMap<unsigned, unsigned> JumpTableSlots;
Matthias Braun83947862016-07-13 22:23:23 +000064
Matthias Braune35861d2016-07-13 23:27:50 +000065 PerFunctionMIParsingState(MachineFunction &MF, SourceMgr &SM,
Matthias Braunde5fea22017-01-18 00:59:19 +000066 const SlotMapping &IRSlots,
67 const Name2RegClassMap &Names2RegClasses,
68 const Name2RegBankMap &Names2RegBanks);
Matthias Braun74ad41c2016-10-11 03:13:01 +000069
70 VRegInfo &getVRegInfo(unsigned VReg);
Puyan Lotfi399b46c2018-03-30 18:15:54 +000071 VRegInfo &getVRegInfoNamed(StringRef RegName);
Alex Lorenz7a503fa2015-07-07 17:46:43 +000072};
73
Alex Lorenz5022f6b2015-08-13 23:10:16 +000074/// Parse the machine basic block definitions, and skip the machine
75/// instructions.
76///
77/// This function runs the first parsing pass on the machine function's body.
78/// It parses only the machine basic block definitions and creates the machine
79/// basic blocks in the given machine function.
80///
81/// The machine instructions aren't parsed during the first pass because all
82/// the machine basic blocks aren't defined yet - this makes it impossible to
83/// resolve the machine basic block references.
84///
85/// Return true if an error occurred.
Matthias Braun83947862016-07-13 22:23:23 +000086bool parseMachineBasicBlockDefinitions(PerFunctionMIParsingState &PFS,
Matthias Braune35861d2016-07-13 23:27:50 +000087 StringRef Src, SMDiagnostic &Error);
Alex Lorenz5022f6b2015-08-13 23:10:16 +000088
89/// Parse the machine instructions.
90///
91/// This function runs the second parsing pass on the machine function's body.
92/// It skips the machine basic block definitions and parses only the machine
93/// instructions and basic block attributes like liveins and successors.
94///
95/// The second parsing pass assumes that the first parsing pass already ran
96/// on the given source string.
97///
98/// Return true if an error occurred.
Matthias Braun74ad41c2016-10-11 03:13:01 +000099bool parseMachineInstructions(PerFunctionMIParsingState &PFS, StringRef Src,
100 SMDiagnostic &Error);
Alex Lorenz8e0a1b42015-06-22 17:02:30 +0000101
Matthias Braun74ad41c2016-10-11 03:13:01 +0000102bool parseMBBReference(PerFunctionMIParsingState &PFS,
Matthias Braune35861d2016-07-13 23:27:50 +0000103 MachineBasicBlock *&MBB, StringRef Src,
Matthias Braun83947862016-07-13 22:23:23 +0000104 SMDiagnostic &Error);
Alex Lorenzf09df002015-06-30 18:16:42 +0000105
Tom Stellard9c884e42016-11-15 00:03:14 +0000106bool parseRegisterReference(PerFunctionMIParsingState &PFS,
107 unsigned &Reg, StringRef Src,
108 SMDiagnostic &Error);
109
Matthias Braun74ad41c2016-10-11 03:13:01 +0000110bool parseNamedRegisterReference(PerFunctionMIParsingState &PFS, unsigned &Reg,
111 StringRef Src, SMDiagnostic &Error);
Alex Lorenz9fab3702015-07-14 21:24:41 +0000112
Matthias Braun74ad41c2016-10-11 03:13:01 +0000113bool parseVirtualRegisterReference(PerFunctionMIParsingState &PFS,
114 VRegInfo *&Info, StringRef Src,
Alex Lorenz12045a42015-07-27 17:42:45 +0000115 SMDiagnostic &Error);
116
Matthias Braun74ad41c2016-10-11 03:13:01 +0000117bool parseStackObjectReference(PerFunctionMIParsingState &PFS, int &FI,
118 StringRef Src, SMDiagnostic &Error);
Alex Lorenza314d812015-08-18 22:26:26 +0000119
Matthias Braun74ad41c2016-10-11 03:13:01 +0000120bool parseMDNode(PerFunctionMIParsingState &PFS, MDNode *&Node, StringRef Src,
121 SMDiagnostic &Error);
Alex Lorenzdf9e3c62015-08-19 00:13:25 +0000122
Alex Lorenz8e0a1b42015-06-22 17:02:30 +0000123} // end namespace llvm
124
Eugene Zelenkofb69e662017-06-06 22:22:41 +0000125#endif // LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H