blob: 0a646b7126d083ebf4afdac5ce3508d91c28a719 [file] [log] [blame]
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +00001; RUN: llc -march=r600 -mcpu=cayman < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
2; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
3
4; FUNC-LABEL: {{^}}test_umul24_i32:
5; EG: MUL_UINT24 {{[* ]*}}T{{[0-9]\.[XYZW]}}, KC0[2].Z, KC0[2].W
Matt Arsenault3dbeefa2017-03-21 21:39:51 +00006define amdgpu_kernel void @test_umul24_i32(i32 addrspace(1)* %out, i32 %a, i32 %b) {
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +00007entry:
8 %0 = shl i32 %a, 8
9 %a_24 = lshr i32 %0, 8
10 %1 = shl i32 %b, 8
11 %b_24 = lshr i32 %1, 8
12 %2 = mul i32 %a_24, %b_24
13 store i32 %2, i32 addrspace(1)* %out
14 ret void
15}
16
17; The result must be sign-extended.
18; FUNC-LABEL: {{^}}test_umul24_i16_sext:
19; EG: MUL_UINT24 {{[* ]*}}T{{[0-9]}}.[[MUL_CHAN:[XYZW]]]
20; EG: BFE_INT {{[* ]*}}T{{[0-9]}}.{{[XYZW]}}, PV.[[MUL_CHAN]], 0.0, literal.x
21; EG: 16
Matt Arsenault3dbeefa2017-03-21 21:39:51 +000022define amdgpu_kernel void @test_umul24_i16_sext(i32 addrspace(1)* %out, i16 %a, i16 %b) {
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +000023entry:
24 %mul = mul i16 %a, %b
25 %ext = sext i16 %mul to i32
26 store i32 %ext, i32 addrspace(1)* %out
27 ret void
28}
29
30; The result must be sign-extended.
31; FUNC-LABEL: {{^}}test_umul24_i8:
32; EG: MUL_UINT24 {{[* ]*}}T{{[0-9]}}.[[MUL_CHAN:[XYZW]]]
33; EG: BFE_INT {{[* ]*}}T{{[0-9]}}.{{[XYZW]}}, PV.[[MUL_CHAN]], 0.0, literal.x
Matt Arsenault3dbeefa2017-03-21 21:39:51 +000034define amdgpu_kernel void @test_umul24_i8(i32 addrspace(1)* %out, i8 %a, i8 %b) {
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +000035entry:
36 %mul = mul i8 %a, %b
37 %ext = sext i8 %mul to i32
38 store i32 %ext, i32 addrspace(1)* %out
39 ret void
40}
41
42; FUNC-LABEL: {{^}}test_umulhi24_i32_i64:
43; EG: MULHI_UINT24 {{[* ]*}}T{{[0-9]\.[XYZW]}}, KC0[2].Z, KC0[2].W
Matt Arsenault3dbeefa2017-03-21 21:39:51 +000044define amdgpu_kernel void @test_umulhi24_i32_i64(i32 addrspace(1)* %out, i32 %a, i32 %b) {
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +000045entry:
46 %a.24 = and i32 %a, 16777215
47 %b.24 = and i32 %b, 16777215
48 %a.24.i64 = zext i32 %a.24 to i64
49 %b.24.i64 = zext i32 %b.24 to i64
50 %mul48 = mul i64 %a.24.i64, %b.24.i64
51 %mul48.hi = lshr i64 %mul48, 32
52 %mul24hi = trunc i64 %mul48.hi to i32
53 store i32 %mul24hi, i32 addrspace(1)* %out
54 ret void
55}
56
57; FUNC-LABEL: {{^}}test_umulhi24:
58; EG: MULHI_UINT24 {{[* ]*}}T{{[0-9]\.[XYZW]}}, KC0[2].W, KC0[3].Y
Matt Arsenault3dbeefa2017-03-21 21:39:51 +000059define amdgpu_kernel void @test_umulhi24(i32 addrspace(1)* %out, i64 %a, i64 %b) {
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +000060entry:
61 %a.24 = and i64 %a, 16777215
62 %b.24 = and i64 %b, 16777215
63 %mul48 = mul i64 %a.24, %b.24
64 %mul48.hi = lshr i64 %mul48, 32
65 %mul24.hi = trunc i64 %mul48.hi to i32
66 store i32 %mul24.hi, i32 addrspace(1)* %out
67 ret void
68}
69
70; Multiply with 24-bit inputs and 64-bit output.
71; FUNC-LABEL: {{^}}test_umul24_i64:
72; EG; MUL_UINT24
73; EG: MULHI
Matt Arsenault3dbeefa2017-03-21 21:39:51 +000074define amdgpu_kernel void @test_umul24_i64(i64 addrspace(1)* %out, i64 %a, i64 %b) {
Konstantin Zhuravlyove14df4b2016-09-28 20:05:39 +000075entry:
76 %tmp0 = shl i64 %a, 40
77 %a_24 = lshr i64 %tmp0, 40
78 %tmp1 = shl i64 %b, 40
79 %b_24 = lshr i64 %tmp1, 40
80 %tmp2 = mul i64 %a_24, %b_24
81 store i64 %tmp2, i64 addrspace(1)* %out
82 ret void
83}