blob: 0e7ad3533e914b8d20cb1ef16ad1c8c9465b8627 [file] [log] [blame]
Scott Michel734077b2007-03-28 17:04:43 +00001//===- README.txt - Notes for improving CellSPU-specific code gen ---------===//
2
Scott Michel256e9ab2007-12-03 23:09:49 +00003This code was contributed by a team from the Computer Systems Research
4Department in The Aerospace Corporation:
5
6- Scott Michel (head bottle washer and much of the non-floating point
7 instructions)
8- Mark Thomas (floating point instructions)
9- Michael AuYeung (intrinsics)
10- Chandler Carruth (LLVM expertise)
Scott Micheled7d79f2009-01-21 04:58:48 +000011- Nehal Desai (debugging, i32 operations, RoadRunner SPU expertise)
Scott Michel256e9ab2007-12-03 23:09:49 +000012
Kalle Raiskilab3c5c462010-05-07 18:06:28 +000013Some minor fixes added by Kalle Raiskila.
14
Scott Michel256e9ab2007-12-03 23:09:49 +000015THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
17MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NONINFRINGEMENT, OR
18OTHERWISE. IN NO EVENT SHALL THE AEROSPACE CORPORATION BE LIABLE FOR DAMAGES
19OF ANY KIND OR NATURE WHETHER BASED IN CONTRACT, TORT, OR OTHERWISE ARISING
20OUT OF OR IN CONNECTION WITH THE USE OF THE SOFTWARE INCLUDING, WITHOUT
21LIMITATION, DAMAGES RESULTING FROM LOST OR CONTAMINATED DATA, LOST PROFITS OR
22REVENUE, COMPUTER MALFUNCTION, OR FOR ANY SPECIAL, INCIDENTAL, CONSEQUENTIAL,
23OR PUNITIVE DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR
Misha Brukmana27b7962008-12-29 20:08:23 +000024SUCH DAMAGES ARE FORESEEABLE.
Scott Michel256e9ab2007-12-03 23:09:49 +000025
26---------------------------------------------------------------------------
Scott Michel48349552007-12-05 02:01:41 +000027--WARNING--:
Scott Michel256e9ab2007-12-03 23:09:49 +000028--WARNING--: The CellSPU work is work-in-progress and "alpha" quality code.
Scott Michel48349552007-12-05 02:01:41 +000029--WARNING--:
30
31If you are brave enough to try this code or help to hack on it, be sure
32to add 'spu' to configure's --enable-targets option, e.g.:
33
Scott Michelbb713ae2008-01-30 02:55:46 +000034 ./configure <your_configure_flags_here> \
35 --enable-targets=x86,x86_64,powerpc,spu
Scott Michel48349552007-12-05 02:01:41 +000036
Scott Michel256e9ab2007-12-03 23:09:49 +000037---------------------------------------------------------------------------
38
Scott Michel734077b2007-03-28 17:04:43 +000039TODO:
Scott Michel6ad9b392009-01-06 03:51:14 +000040* Create a machine pass for performing dual-pipeline scheduling specifically
Scott Micheled7d79f2009-01-21 04:58:48 +000041 for CellSPU, and insert branch prediction instructions as needed.
Scott Michel256e9ab2007-12-03 23:09:49 +000042
Scott Michel6ad9b392009-01-06 03:51:14 +000043* i32 instructions:
44
45 * i32 division (work-in-progress)
46
47* i64 support (see i64operations.c test harness):
48
49 * shifts and comparison operators: done
50 * sign and zero extension: done
51 * addition: done
52 * subtraction: needed
Scott Micheled7d79f2009-01-21 04:58:48 +000053 * multiplication: done
Scott Michel6ad9b392009-01-06 03:51:14 +000054
55* i128 support:
56
Scott Micheled7d79f2009-01-21 04:58:48 +000057 * zero extension, any extension: done
Scott Michel6ad9b392009-01-06 03:51:14 +000058 * sign extension: needed
59 * arithmetic operators (add, sub, mul, div): needed
Scott Micheled7d79f2009-01-21 04:58:48 +000060 * logical operations (and, or, shl, srl, sra, xor, nor, nand): needed
Scott Michel256e9ab2007-12-03 23:09:49 +000061
Scott Micheled7d79f2009-01-21 04:58:48 +000062 * or: done
Scott Michel256e9ab2007-12-03 23:09:49 +000063
Scott Micheled7d79f2009-01-21 04:58:48 +000064* f64 support
65
66 * Comparison operators:
67 SETOEQ unimplemented
68 SETOGT unimplemented
69 SETOGE unimplemented
70 SETOLT unimplemented
71 SETOLE unimplemented
72 SETONE unimplemented
73 SETO done (lowered)
74 SETUO done (lowered)
75 SETUEQ unimplemented
76 SETUGT unimplemented
77 SETUGE unimplemented
78 SETULT unimplemented
79 SETULE unimplemented
80 SETUNE unimplemented
81
82* LLVM vector suport
83
84 * VSETCC needs to be implemented. It's pretty straightforward to code, but
85 needs implementation.
Scott Michel256e9ab2007-12-03 23:09:49 +000086
87* Intrinsics
88
Scott Micheled7d79f2009-01-21 04:58:48 +000089 * spu.h instrinsics added but not tested. Need to have an operational
90 llvm-spu-gcc in order to write a unit test harness.
Scott Michel734077b2007-03-28 17:04:43 +000091
92===-------------------------------------------------------------------------===