blob: 26e95d34f5cf4d7381041da2b16e4990b9c15012 [file] [log] [blame]
Tom Stellard75aadc22012-12-11 21:25:42 +00001//===-- AMDGPUTargetMachine.h - AMDGPU TargetMachine Interface --*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10/// \file
11/// \brief The AMDGPU TargetMachine interface definition for hw codgen targets.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef AMDGPU_TARGET_MACHINE_H
16#define AMDGPU_TARGET_MACHINE_H
17
Tom Stellardf3b2a1e2013-02-06 17:32:29 +000018#include "AMDGPUFrameLowering.h"
Tom Stellard75aadc22012-12-11 21:25:42 +000019#include "AMDGPUInstrInfo.h"
20#include "AMDGPUSubtarget.h"
Tom Stellard75aadc22012-12-11 21:25:42 +000021#include "AMDILIntrinsicInfo.h"
22#include "R600ISelLowering.h"
23#include "llvm/ADT/OwningPtr.h"
Chandler Carruth9fb823b2013-01-02 11:36:10 +000024#include "llvm/IR/DataLayout.h"
Tom Stellard75aadc22012-12-11 21:25:42 +000025
26namespace llvm {
27
Tom Stellard75aadc22012-12-11 21:25:42 +000028class AMDGPUTargetMachine : public LLVMTargetMachine {
29
30 AMDGPUSubtarget Subtarget;
31 const DataLayout Layout;
32 AMDGPUFrameLowering FrameLowering;
33 AMDGPUIntrinsicInfo IntrinsicInfo;
Rafael Espindola39aca622013-05-23 03:31:47 +000034 OwningPtr<AMDGPUInstrInfo> InstrInfo;
35 OwningPtr<AMDGPUTargetLowering> TLInfo;
Rafael Espindolabd6847f2013-05-23 03:28:39 +000036 const InstrItineraryData *InstrItins;
Tom Stellard75aadc22012-12-11 21:25:42 +000037
38public:
Rafael Espindolabd6847f2013-05-23 03:28:39 +000039 AMDGPUTargetMachine(const Target &T, StringRef TT, StringRef FS,
40 StringRef CPU, TargetOptions Options, Reloc::Model RM,
41 CodeModel::Model CM, CodeGenOpt::Level OL);
42 ~AMDGPUTargetMachine();
43 virtual const AMDGPUFrameLowering *getFrameLowering() const {
44 return &FrameLowering;
45 }
46 virtual const AMDGPUIntrinsicInfo *getIntrinsicInfo() const {
47 return &IntrinsicInfo;
48 }
Rafael Espindola39aca622013-05-23 03:31:47 +000049 virtual const AMDGPUInstrInfo *getInstrInfo() const {
50 return InstrInfo.get();
51 }
Rafael Espindolabd6847f2013-05-23 03:28:39 +000052 virtual const AMDGPUSubtarget *getSubtargetImpl() const { return &Subtarget; }
53 virtual const AMDGPURegisterInfo *getRegisterInfo() const {
54 return &InstrInfo->getRegisterInfo();
55 }
Rafael Espindola39aca622013-05-23 03:31:47 +000056 virtual AMDGPUTargetLowering *getTargetLowering() const {
57 return TLInfo.get();
58 }
Rafael Espindolabd6847f2013-05-23 03:28:39 +000059 virtual const InstrItineraryData *getInstrItineraryData() const {
60 return InstrItins;
61 }
62 virtual const DataLayout *getDataLayout() const { return &Layout; }
63 virtual TargetPassConfig *createPassConfig(PassManagerBase &PM);
Tom Stellard75aadc22012-12-11 21:25:42 +000064};
65
66} // End namespace llvm
67
68#endif // AMDGPU_TARGET_MACHINE_H