blob: a9a8e212e491933152aacd8a42b047d0dca7eba1 [file] [log] [blame]
Daniel Sandersb282f1f2014-04-09 09:56:43 +00001; Check that madd.[ds], msub.[ds], nmadd.[ds], and nmsub.[ds] are supported
2; correctly.
3; The spec for nmadd.[ds], and nmsub.[ds] does not state that they obey the
4; the Has2008 and ABS2008 configuration bits which govern the conformance to
5; IEEE 754 (1985) and IEEE 754 (2008). These instructions are therefore only
6; available when -enable-no-nans-fp-math is given.
7
Nico Rieck5ba52262014-02-16 13:28:15 +00008; RUN: llc < %s -march=mipsel -mcpu=mips32r2 -enable-no-nans-fp-math | FileCheck %s -check-prefix=32R2 -check-prefix=CHECK
9; RUN: llc < %s -march=mips64el -mcpu=mips64r2 -mattr=n64 -enable-no-nans-fp-math | FileCheck %s -check-prefix=64R2 -check-prefix=CHECK
10; RUN: llc < %s -march=mipsel -mcpu=mips32r2 | FileCheck %s -check-prefix=32R2NAN -check-prefix=CHECK
11; RUN: llc < %s -march=mips64el -mcpu=mips64r2 -mattr=n64 | FileCheck %s -check-prefix=64R2NAN -check-prefix=CHECK
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000012
13define float @FOO0float(float %a, float %b, float %c) nounwind readnone {
14entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000015; CHECK-LABEL: FOO0float:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000016; CHECK: madd.s
17 %mul = fmul float %a, %b
18 %add = fadd float %mul, %c
19 %add1 = fadd float %add, 0.000000e+00
20 ret float %add1
21}
22
23define float @FOO1float(float %a, float %b, float %c) nounwind readnone {
24entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000025; CHECK-LABEL: FOO1float:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000026; CHECK: msub.s
27 %mul = fmul float %a, %b
28 %sub = fsub float %mul, %c
29 %add = fadd float %sub, 0.000000e+00
30 ret float %add
31}
32
33define float @FOO2float(float %a, float %b, float %c) nounwind readnone {
34entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000035; CHECK-LABEL: FOO2float:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000036; 32R2: nmadd.s
37; 64R2: nmadd.s
38; 32R2NAN: madd.s
39; 64R2NAN: madd.s
40 %mul = fmul float %a, %b
41 %add = fadd float %mul, %c
42 %sub = fsub float 0.000000e+00, %add
43 ret float %sub
44}
45
46define float @FOO3float(float %a, float %b, float %c) nounwind readnone {
47entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000048; CHECK-LABEL: FOO3float:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000049; 32R2: nmsub.s
50; 64R2: nmsub.s
51; 32R2NAN: msub.s
52; 64R2NAN: msub.s
53 %mul = fmul float %a, %b
54 %sub = fsub float %mul, %c
55 %sub1 = fsub float 0.000000e+00, %sub
56 ret float %sub1
57}
58
59define double @FOO10double(double %a, double %b, double %c) nounwind readnone {
60entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000061; CHECK-LABEL: FOO10double:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000062; CHECK: madd.d
63 %mul = fmul double %a, %b
64 %add = fadd double %mul, %c
65 %add1 = fadd double %add, 0.000000e+00
66 ret double %add1
67}
68
69define double @FOO11double(double %a, double %b, double %c) nounwind readnone {
70entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000071; CHECK-LABEL: FOO11double:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000072; CHECK: msub.d
73 %mul = fmul double %a, %b
74 %sub = fsub double %mul, %c
75 %add = fadd double %sub, 0.000000e+00
76 ret double %add
77}
78
79define double @FOO12double(double %a, double %b, double %c) nounwind readnone {
80entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000081; CHECK-LABEL: FOO12double:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000082; 32R2: nmadd.d
83; 64R2: nmadd.d
84; 32R2NAN: madd.d
85; 64R2NAN: madd.d
86 %mul = fmul double %a, %b
87 %add = fadd double %mul, %c
88 %sub = fsub double 0.000000e+00, %add
89 ret double %sub
90}
91
92define double @FOO13double(double %a, double %b, double %c) nounwind readnone {
93entry:
Daniel Sandersb282f1f2014-04-09 09:56:43 +000094; CHECK-LABEL: FOO13double:
Akira Hatanaka60f7a8e2012-02-25 00:21:52 +000095; 32R2: nmsub.d
96; 64R2: nmsub.d
97; 32R2NAN: msub.d
98; 64R2NAN: msub.d
99 %mul = fmul double %a, %b
100 %sub = fsub double %mul, %c
101 %sub1 = fsub double 0.000000e+00, %sub
102 ret double %sub1
103}