Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / b4adf55e0f050a494cc0c9a98b0bd46e8e30070a / . / llvm / test / CodeGen / X86 / atom-bypass-slow-division.ll
blob: 79001e5de192e4add04afe54f0bddd83cf2a6d9c [file] [log] [blame]
Preston Gurd485296d2013-03-04 18:13:57 +0000[diff] [blame]1; RUN: llc < %s -mcpu=atom -mtriple=i686-linux | FileCheck %s
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]2
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]3define i32 @Test_get_quotient(i32 %a, i32 %b) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]4; CHECK-LABEL: Test_get_quotient:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]5; CHECK: orl %ecx, %edx
6; CHECK-NEXT: testl $-256, %edx
7; CHECK-NEXT: je
8; CHECK: idivl
9; CHECK: ret
10; CHECK: divb
11; CHECK: ret
12 %result = sdiv i32 %a, %b
13 ret i32 %result
14}
15
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]16define i32 @Test_get_remainder(i32 %a, i32 %b) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]17; CHECK-LABEL: Test_get_remainder:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]18; CHECK: orl %ecx, %edx
19; CHECK-NEXT: testl $-256, %edx
20; CHECK-NEXT: je
21; CHECK: idivl
22; CHECK: ret
23; CHECK: divb
24; CHECK: ret
25 %result = srem i32 %a, %b
26 ret i32 %result
27}
28
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]29define i32 @Test_get_quotient_and_remainder(i32 %a, i32 %b) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]30; CHECK-LABEL: Test_get_quotient_and_remainder:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]31; CHECK: orl %ecx, %edx
32; CHECK-NEXT: testl $-256, %edx
33; CHECK-NEXT: je
34; CHECK: idivl
35; CHECK: divb
36; CHECK: addl
37; CHECK: ret
NAKAMURA Takumibe230b82012-12-12 13:34:20 +0000[diff] [blame]38; CHECK-NOT: idivl
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]39; CHECK-NOT: divb
40 %resultdiv = sdiv i32 %a, %b
41 %resultrem = srem i32 %a, %b
42 %result = add i32 %resultdiv, %resultrem
43 ret i32 %result
44}
45
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]46define i32 @Test_use_div_and_idiv(i32 %a, i32 %b) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]47; CHECK-LABEL: Test_use_div_and_idiv:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]48; CHECK: idivl
49; CHECK: divb
50; CHECK: divl
51; CHECK: divb
52; CHECK: addl
53; CHECK: ret
54 %resultidiv = sdiv i32 %a, %b
55 %resultdiv = udiv i32 %a, %b
56 %result = add i32 %resultidiv, %resultdiv
57 ret i32 %result
58}
59
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]60define i32 @Test_use_div_imm_imm() nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]61; CHECK-LABEL: Test_use_div_imm_imm:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]62; CHECK: movl $64
63 %resultdiv = sdiv i32 256, 4
64 ret i32 %resultdiv
65}
66
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]67define i32 @Test_use_div_reg_imm(i32 %a) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]68; CHECK-LABEL: Test_use_div_reg_imm:
NAKAMURA Takumibe230b82012-12-12 13:34:20 +0000[diff] [blame]69; CHECK-NOT: test
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]70; CHECK-NOT: idiv
71; CHECK-NOT: divb
72 %resultdiv = sdiv i32 %a, 33
73 ret i32 %resultdiv
74}
75
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]76define i32 @Test_use_rem_reg_imm(i32 %a) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]77; CHECK-LABEL: Test_use_rem_reg_imm:
NAKAMURA Takumibe230b82012-12-12 13:34:20 +0000[diff] [blame]78; CHECK-NOT: test
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]79; CHECK-NOT: idiv
80; CHECK-NOT: divb
81 %resultrem = srem i32 %a, 33
82 ret i32 %resultrem
83}
84
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]85define i32 @Test_use_divrem_reg_imm(i32 %a) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]86; CHECK-LABEL: Test_use_divrem_reg_imm:
NAKAMURA Takumibe230b82012-12-12 13:34:20 +0000[diff] [blame]87; CHECK-NOT: test
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]88; CHECK-NOT: idiv
89; CHECK-NOT: divb
90 %resultdiv = sdiv i32 %a, 33
91 %resultrem = srem i32 %a, 33
92 %result = add i32 %resultdiv, %resultrem
93 ret i32 %result
94}
95
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]96define i32 @Test_use_div_imm_reg(i32 %a) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]97; CHECK-LABEL: Test_use_div_imm_reg:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]98; CHECK: test
99; CHECK: idiv
100; CHECK: divb
101 %resultdiv = sdiv i32 4, %a
102 ret i32 %resultdiv
103}
104
NAKAMURA Takumicae53212012-12-12 13:34:14 +0000[diff] [blame]105define i32 @Test_use_rem_imm_reg(i32 %a) nounwind {
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]106; CHECK-LABEL: Test_use_rem_imm_reg:
Preston Gurdcdf540d2012-09-04 18:22:17 +0000[diff] [blame]107; CHECK: test
108; CHECK: idiv
109; CHECK: divb
110 %resultdiv = sdiv i32 4, %a
111 ret i32 %resultdiv
112}