blob: af1cef2c138ada31b26d38e0d66508f0291dbe18 [file] [log] [blame]
Ulrich Weigand9e3577f2013-05-06 16:17:29 +00001; Test moves of integers to byte memory locations.
2;
3; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
4
5; Check the low end of the unsigned range.
6define void @f1(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +00007; CHECK-LABEL: f1:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +00008; CHECK: mvi 0(%r2), 0
9; CHECK: br %r14
10 store i8 0, i8 *%ptr
11 ret void
12}
13
14; Check the high end of the signed range.
15define void @f2(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +000016; CHECK-LABEL: f2:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000017; CHECK: mvi 0(%r2), 127
18; CHECK: br %r14
19 store i8 127, i8 *%ptr
20 ret void
21}
22
23; Check the next value up.
24define void @f3(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +000025; CHECK-LABEL: f3:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000026; CHECK: mvi 0(%r2), 128
27; CHECK: br %r14
28 store i8 -128, i8 *%ptr
29 ret void
30}
31
32; Check the high end of the unsigned range.
33define void @f4(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +000034; CHECK-LABEL: f4:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000035; CHECK: mvi 0(%r2), 255
36; CHECK: br %r14
37 store i8 255, i8 *%ptr
38 ret void
39}
40
41; Check -1.
42define void @f5(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +000043; CHECK-LABEL: f5:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000044; CHECK: mvi 0(%r2), 255
45; CHECK: br %r14
46 store i8 -1, i8 *%ptr
47 ret void
48}
49
50; Check the low end of the signed range.
51define void @f6(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +000052; CHECK-LABEL: f6:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000053; CHECK: mvi 0(%r2), 128
54; CHECK: br %r14
55 store i8 -128, i8 *%ptr
56 ret void
57}
58
59; Check the next value down.
60define void @f7(i8 *%ptr) {
Stephen Lind24ab202013-07-14 06:24:09 +000061; CHECK-LABEL: f7:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000062; CHECK: mvi 0(%r2), 127
63; CHECK: br %r14
64 store i8 -129, i8 *%ptr
65 ret void
66}
67
68; Check the high end of the MVI range.
69define void @f8(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000070; CHECK-LABEL: f8:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000071; CHECK: mvi 4095(%r2), 42
72; CHECK: br %r14
73 %ptr = getelementptr i8 *%src, i64 4095
74 store i8 42, i8 *%ptr
75 ret void
76}
77
78; Check the next byte up, which should use MVIY instead of MVI.
79define void @f9(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000080; CHECK-LABEL: f9:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000081; CHECK: mviy 4096(%r2), 42
82; CHECK: br %r14
83 %ptr = getelementptr i8 *%src, i64 4096
84 store i8 42, i8 *%ptr
85 ret void
86}
87
88; Check the high end of the MVIY range.
89define void @f10(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000090; CHECK-LABEL: f10:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000091; CHECK: mviy 524287(%r2), 42
92; CHECK: br %r14
93 %ptr = getelementptr i8 *%src, i64 524287
94 store i8 42, i8 *%ptr
95 ret void
96}
97
98; Check the next byte up, which needs separate address logic.
99; Other sequences besides this one would be OK.
100define void @f11(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +0000101; CHECK-LABEL: f11:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000102; CHECK: agfi %r2, 524288
103; CHECK: mvi 0(%r2), 42
104; CHECK: br %r14
105 %ptr = getelementptr i8 *%src, i64 524288
106 store i8 42, i8 *%ptr
107 ret void
108}
109
110; Check the high end of the negative MVIY range.
111define void @f12(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +0000112; CHECK-LABEL: f12:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000113; CHECK: mviy -1(%r2), 42
114; CHECK: br %r14
115 %ptr = getelementptr i8 *%src, i64 -1
116 store i8 42, i8 *%ptr
117 ret void
118}
119
120; Check the low end of the MVIY range.
121define void @f13(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +0000122; CHECK-LABEL: f13:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000123; CHECK: mviy -524288(%r2), 42
124; CHECK: br %r14
125 %ptr = getelementptr i8 *%src, i64 -524288
126 store i8 42, i8 *%ptr
127 ret void
128}
129
130; Check the next byte down, which needs separate address logic.
131; Other sequences besides this one would be OK.
132define void @f14(i8 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +0000133; CHECK-LABEL: f14:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000134; CHECK: agfi %r2, -524289
135; CHECK: mvi 0(%r2), 42
136; CHECK: br %r14
137 %ptr = getelementptr i8 *%src, i64 -524289
138 store i8 42, i8 *%ptr
139 ret void
140}
141
Richard Sandiforda481f582013-08-23 11:18:53 +0000142; Check that MVI does not allow an index. We prefer STC in that case.
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000143define void @f15(i64 %src, i64 %index) {
Stephen Lind24ab202013-07-14 06:24:09 +0000144; CHECK-LABEL: f15:
Richard Sandiforda481f582013-08-23 11:18:53 +0000145; CHECK: lhi [[TMP:%r[0-5]]], 42
146; CHECK: stc [[TMP]], 4095({{%r2,%r3|%r3,%r2}}
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000147; CHECK: br %r14
148 %add1 = add i64 %src, %index
149 %add2 = add i64 %add1, 4095
150 %ptr = inttoptr i64 %add2 to i8 *
151 store i8 42, i8 *%ptr
152 ret void
153}
154
Richard Sandiforda481f582013-08-23 11:18:53 +0000155; Check that MVIY does not allow an index. We prefer STCY in that case.
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000156define void @f16(i64 %src, i64 %index) {
Stephen Lind24ab202013-07-14 06:24:09 +0000157; CHECK-LABEL: f16:
Richard Sandiforda481f582013-08-23 11:18:53 +0000158; CHECK: lhi [[TMP:%r[0-5]]], 42
159; CHECK: stcy [[TMP]], 4096({{%r2,%r3|%r3,%r2}}
Ulrich Weigand9e3577f2013-05-06 16:17:29 +0000160; CHECK: br %r14
161 %add1 = add i64 %src, %index
162 %add2 = add i64 %add1, 4096
163 %ptr = inttoptr i64 %add2 to i8 *
164 store i8 42, i8 *%ptr
165 ret void
166}