blob: 4f39a2d4dec49f23ed0209b1df20bc385fe4ef11 [file] [log] [blame]
Ulrich Weigand9e3577f2013-05-06 16:17:29 +00001; Test 64-bit addition in which the second operand is variable.
2;
3; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
4
Richard Sandiforded1fab62013-07-03 10:10:02 +00005declare i64 @foo()
6
Ulrich Weigand9e3577f2013-05-06 16:17:29 +00007; Check AGR.
8define i64 @f1(i64 %a, i64 %b) {
Stephen Lind24ab202013-07-14 06:24:09 +00009; CHECK-LABEL: f1:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000010; CHECK: agr %r2, %r3
11; CHECK: br %r14
12 %add = add i64 %a, %b
13 ret i64 %add
14}
15
16; Check AG with no displacement.
17define i64 @f2(i64 %a, i64 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000018; CHECK-LABEL: f2:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000019; CHECK: ag %r2, 0(%r3)
20; CHECK: br %r14
21 %b = load i64 *%src
22 %add = add i64 %a, %b
23 ret i64 %add
24}
25
26; Check the high end of the aligned AG range.
27define i64 @f3(i64 %a, i64 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000028; CHECK-LABEL: f3:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000029; CHECK: ag %r2, 524280(%r3)
30; CHECK: br %r14
31 %ptr = getelementptr i64 *%src, i64 65535
32 %b = load i64 *%ptr
33 %add = add i64 %a, %b
34 ret i64 %add
35}
36
37; Check the next doubleword up, which needs separate address logic.
38; Other sequences besides this one would be OK.
39define i64 @f4(i64 %a, i64 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000040; CHECK-LABEL: f4:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000041; CHECK: agfi %r3, 524288
42; CHECK: ag %r2, 0(%r3)
43; CHECK: br %r14
44 %ptr = getelementptr i64 *%src, i64 65536
45 %b = load i64 *%ptr
46 %add = add i64 %a, %b
47 ret i64 %add
48}
49
50; Check the high end of the negative aligned AG range.
51define i64 @f5(i64 %a, i64 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000052; CHECK-LABEL: f5:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000053; CHECK: ag %r2, -8(%r3)
54; CHECK: br %r14
55 %ptr = getelementptr i64 *%src, i64 -1
56 %b = load i64 *%ptr
57 %add = add i64 %a, %b
58 ret i64 %add
59}
60
61; Check the low end of the AG range.
62define i64 @f6(i64 %a, i64 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000063; CHECK-LABEL: f6:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000064; CHECK: ag %r2, -524288(%r3)
65; CHECK: br %r14
66 %ptr = getelementptr i64 *%src, i64 -65536
67 %b = load i64 *%ptr
68 %add = add i64 %a, %b
69 ret i64 %add
70}
71
72; Check the next doubleword down, which needs separate address logic.
73; Other sequences besides this one would be OK.
74define i64 @f7(i64 %a, i64 *%src) {
Stephen Lind24ab202013-07-14 06:24:09 +000075; CHECK-LABEL: f7:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000076; CHECK: agfi %r3, -524296
77; CHECK: ag %r2, 0(%r3)
78; CHECK: br %r14
79 %ptr = getelementptr i64 *%src, i64 -65537
80 %b = load i64 *%ptr
81 %add = add i64 %a, %b
82 ret i64 %add
83}
84
85; Check that AG allows an index.
86define i64 @f8(i64 %a, i64 %src, i64 %index) {
Stephen Lind24ab202013-07-14 06:24:09 +000087; CHECK-LABEL: f8:
Ulrich Weigand9e3577f2013-05-06 16:17:29 +000088; CHECK: ag %r2, 524280({{%r4,%r3|%r3,%r4}})
89; CHECK: br %r14
90 %add1 = add i64 %src, %index
91 %add2 = add i64 %add1, 524280
92 %ptr = inttoptr i64 %add2 to i64 *
93 %b = load i64 *%ptr
94 %add = add i64 %a, %b
95 ret i64 %add
96}
Richard Sandiforded1fab62013-07-03 10:10:02 +000097
98; Check that additions of spilled values can use AG rather than AGR.
99define i64 @f9(i64 *%ptr0) {
Stephen Lind24ab202013-07-14 06:24:09 +0000100; CHECK-LABEL: f9:
Richard Sandiforded1fab62013-07-03 10:10:02 +0000101; CHECK: brasl %r14, foo@PLT
102; CHECK: ag %r2, 160(%r15)
103; CHECK: br %r14
104 %ptr1 = getelementptr i64 *%ptr0, i64 2
105 %ptr2 = getelementptr i64 *%ptr0, i64 4
106 %ptr3 = getelementptr i64 *%ptr0, i64 6
107 %ptr4 = getelementptr i64 *%ptr0, i64 8
108 %ptr5 = getelementptr i64 *%ptr0, i64 10
109 %ptr6 = getelementptr i64 *%ptr0, i64 12
110 %ptr7 = getelementptr i64 *%ptr0, i64 14
111 %ptr8 = getelementptr i64 *%ptr0, i64 16
112 %ptr9 = getelementptr i64 *%ptr0, i64 18
113
114 %val0 = load i64 *%ptr0
115 %val1 = load i64 *%ptr1
116 %val2 = load i64 *%ptr2
117 %val3 = load i64 *%ptr3
118 %val4 = load i64 *%ptr4
119 %val5 = load i64 *%ptr5
120 %val6 = load i64 *%ptr6
121 %val7 = load i64 *%ptr7
122 %val8 = load i64 *%ptr8
123 %val9 = load i64 *%ptr9
124
125 %ret = call i64 @foo()
126
127 %add0 = add i64 %ret, %val0
128 %add1 = add i64 %add0, %val1
129 %add2 = add i64 %add1, %val2
130 %add3 = add i64 %add2, %val3
131 %add4 = add i64 %add3, %val4
132 %add5 = add i64 %add4, %val5
133 %add6 = add i64 %add5, %val6
134 %add7 = add i64 %add6, %val7
135 %add8 = add i64 %add7, %val8
136 %add9 = add i64 %add8, %val9
137
138 ret i64 %add9
139}