blob: 251c9f7558ec70f378483cf84ede4c217789578b [file] [log] [blame]
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +00001//===-- X86ShuffleDecode.h - X86 shuffle decode logic -----------*-C++-*---===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// Define several functions to decode x86 specific shuffle semantics into a
11// generic vector mask.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef LLVM_LIB_TARGET_X86_UTILS_X86SHUFFLEDECODE_H
16#define LLVM_LIB_TARGET_X86_UTILS_X86SHUFFLEDECODE_H
17
18#include "llvm/ADT/SmallVector.h"
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000019
20//===----------------------------------------------------------------------===//
21// Vector Mask Decoding
22//===----------------------------------------------------------------------===//
23
24namespace llvm {
Mehdi Aminib550cb12016-04-18 09:17:29 +000025template <typename T> class ArrayRef;
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000026class MVT;
27
28enum { SM_SentinelUndef = -1, SM_SentinelZero = -2 };
29
Simon Pilgrim47617032016-04-08 14:17:07 +000030/// Decode a 128-bit INSERTPS instruction as a v4f32 shuffle mask.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000031void DecodeINSERTPSMask(unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
32
Simon Pilgrima3d67442016-02-07 15:39:22 +000033// Insert the bottom Len elements from a second source into a vector starting at
34// element Idx.
35void DecodeInsertElementMask(MVT VT, unsigned Idx, unsigned Len,
36 SmallVectorImpl<int> &ShuffleMask);
37
Simon Pilgrim47617032016-04-08 14:17:07 +000038/// Decode a MOVHLPS instruction as a v2f64/v4f32 shuffle mask.
39/// i.e. <3,1> or <6,7,2,3>
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000040void DecodeMOVHLPSMask(unsigned NElts, SmallVectorImpl<int> &ShuffleMask);
41
Simon Pilgrim47617032016-04-08 14:17:07 +000042/// Decode a MOVLHPS instruction as a v2f64/v4f32 shuffle mask.
43/// i.e. <0,2> or <0,1,4,5>
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000044void DecodeMOVLHPSMask(unsigned NElts, SmallVectorImpl<int> &ShuffleMask);
45
46void DecodeMOVSLDUPMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
47
48void DecodeMOVSHDUPMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
49
50void DecodeMOVDDUPMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
51
52void DecodePSLLDQMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
53
54void DecodePSRLDQMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
55
56void DecodePALIGNRMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
57
Craig Topperb084c902016-10-22 06:51:56 +000058void DecodeVALIGNMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
59
Simon Pilgrim47617032016-04-08 14:17:07 +000060/// Decodes the shuffle masks for pshufd/pshufw/vpermilpd/vpermilps.
61/// VT indicates the type of the vector allowing it to handle different
62/// datatypes and vector widths.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000063void DecodePSHUFMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
64
Simon Pilgrim47617032016-04-08 14:17:07 +000065/// Decodes the shuffle masks for pshufhw.
66/// VT indicates the type of the vector allowing it to handle different
67/// datatypes and vector widths.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000068void DecodePSHUFHWMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
69
Simon Pilgrim47617032016-04-08 14:17:07 +000070/// Decodes the shuffle masks for pshuflw.
71/// VT indicates the type of the vector allowing it to handle different
72/// datatypes and vector widths.
73void DecodePSHUFLWMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000074
Simon Pilgrim47617032016-04-08 14:17:07 +000075/// Decodes a PSWAPD 3DNow! instruction.
Simon Pilgrimf8f86ab2015-09-13 11:28:45 +000076void DecodePSWAPMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
77
Simon Pilgrimfd4b9b02016-04-16 17:52:07 +000078/// Decodes the shuffle masks for shufp*.
Simon Pilgrim47617032016-04-08 14:17:07 +000079/// VT indicates the type of the vector allowing it to handle different
80/// datatypes and vector widths.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000081void DecodeSHUFPMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
82
Simon Pilgrim47617032016-04-08 14:17:07 +000083/// Decodes the shuffle masks for unpckhps/unpckhpd and punpckh*.
84/// VT indicates the type of the vector allowing it to handle different
85/// datatypes and vector widths.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000086void DecodeUNPCKHMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
87
Simon Pilgrim47617032016-04-08 14:17:07 +000088/// Decodes the shuffle masks for unpcklps/unpcklpd and punpckl*.
89/// VT indicates the type of the vector allowing it to handle different
90/// datatypes and vector widths.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +000091void DecodeUNPCKLMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
92
Simon Pilgrimc941f6b2016-07-18 17:32:59 +000093/// Decodes a broadcast of the first element of a vector.
94void DecodeVectorBroadcast(MVT DstVT, SmallVectorImpl<int> &ShuffleMask);
95
Simon Pilgrima76a8e52016-07-14 12:07:43 +000096/// Decodes a broadcast of a subvector to a larger vector type.
97void DecodeSubVectorBroadcast(MVT DstVT, MVT SrcVT,
98 SmallVectorImpl<int> &ShuffleMask);
99
Simon Pilgrim47617032016-04-08 14:17:07 +0000100/// Decode a PSHUFB mask from a raw array of constants such as from
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000101/// BUILD_VECTOR.
102void DecodePSHUFBMask(ArrayRef<uint64_t> RawMask,
103 SmallVectorImpl<int> &ShuffleMask);
104
Simon Pilgrim47617032016-04-08 14:17:07 +0000105/// Decode a BLEND immediate mask into a shuffle mask.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000106void DecodeBLENDMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
107
108void DecodeVPERM2X128Mask(MVT VT, unsigned Imm,
109 SmallVectorImpl<int> &ShuffleMask);
110
Simon Pilgrim47617032016-04-08 14:17:07 +0000111/// Decode a shuffle packed values at 128-bit granularity
Igor Bregerd7bae452015-10-15 13:29:07 +0000112/// immediate mask into a shuffle mask.
113void decodeVSHUF64x2FamilyMask(MVT VT, unsigned Imm,
114 SmallVectorImpl<int> &ShuffleMask);
115
Simon Pilgrim47617032016-04-08 14:17:07 +0000116/// Decodes the shuffle masks for VPERMQ/VPERMPD.
Simon Pilgrima0d73832016-07-03 18:27:37 +0000117void DecodeVPERMMask(MVT VT, unsigned Imm, SmallVectorImpl<int> &ShuffleMask);
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000118
Simon Pilgrimfd4b9b02016-04-16 17:52:07 +0000119/// Decode a VPPERM mask from a raw array of constants such as from
120/// BUILD_VECTOR.
121/// This can only basic masks (permutes + zeros), not any of the other
122/// operations that VPPERM can perform.
123void DecodeVPPERMMask(ArrayRef<uint64_t> RawMask,
124 SmallVectorImpl<int> &ShuffleMask);
125
Simon Pilgrim47617032016-04-08 14:17:07 +0000126/// Decode a zero extension instruction as a shuffle mask.
Simon Pilgrime1b6db92016-02-06 16:33:42 +0000127void DecodeZeroExtendMask(MVT SrcScalarVT, MVT DstVT,
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000128 SmallVectorImpl<int> &ShuffleMask);
129
Simon Pilgrim47617032016-04-08 14:17:07 +0000130/// Decode a move lower and zero upper instruction as a shuffle mask.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000131void DecodeZeroMoveLowMask(MVT VT, SmallVectorImpl<int> &ShuffleMask);
132
Simon Pilgrim47617032016-04-08 14:17:07 +0000133/// Decode a scalar float move instruction as a shuffle mask.
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000134void DecodeScalarMoveMask(MVT VT, bool IsLoad,
135 SmallVectorImpl<int> &ShuffleMask);
Simon Pilgrimd85cae32015-07-06 20:46:41 +0000136
Simon Pilgrim9f0a0bd2017-07-04 16:53:12 +0000137/// Decode a SSE4A EXTRQ instruction as a shuffle mask.
138void DecodeEXTRQIMask(MVT VT, int Len, int Idx,
Simon Pilgrimd85cae32015-07-06 20:46:41 +0000139 SmallVectorImpl<int> &ShuffleMask);
140
Simon Pilgrim9f0a0bd2017-07-04 16:53:12 +0000141/// Decode a SSE4A INSERTQ instruction as a shuffle mask.
142void DecodeINSERTQIMask(MVT VT, int Len, int Idx,
Simon Pilgrimd85cae32015-07-06 20:46:41 +0000143 SmallVectorImpl<int> &ShuffleMask);
Elena Demikhovskye88038f2015-09-08 06:38:21 +0000144
Simon Pilgrim47617032016-04-08 14:17:07 +0000145/// Decode a VPERMILPD/VPERMILPS variable mask from a raw array of constants.
Simon Pilgrim40e1a712016-03-05 22:53:31 +0000146void DecodeVPERMILPMask(MVT VT, ArrayRef<uint64_t> RawMask,
147 SmallVectorImpl<int> &ShuffleMask);
148
Simon Pilgrim64c6de42016-06-05 15:21:30 +0000149/// Decode a VPERMIL2PD/VPERMIL2PS variable mask from a raw array of constants.
150void DecodeVPERMIL2PMask(MVT VT, unsigned M2Z, ArrayRef<uint64_t> RawMask,
151 SmallVectorImpl<int> &ShuffleMask);
152
Simon Pilgrim47617032016-04-08 14:17:07 +0000153/// Decode a VPERM W/D/Q/PS/PD mask from a raw array of constants.
Elena Demikhovskye88038f2015-09-08 06:38:21 +0000154void DecodeVPERMVMask(ArrayRef<uint64_t> RawMask,
155 SmallVectorImpl<int> &ShuffleMask);
156
Simon Pilgrim47617032016-04-08 14:17:07 +0000157/// Decode a VPERMT2 W/D/Q/PS/PD mask from a raw array of constants.
Elena Demikhovskye88038f2015-09-08 06:38:21 +0000158void DecodeVPERMV3Mask(ArrayRef<uint64_t> RawMask,
159 SmallVectorImpl<int> &ShuffleMask);
Alexander Kornienkof00654e2015-06-23 09:49:53 +0000160} // llvm namespace
NAKAMURA Takumifb3bd712015-05-25 01:43:23 +0000161
162#endif