Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / kernel / msm / 393ffddae8176428814767ac42279db1f224d41b / . / arch / arm / boot / dts / msm8974-gpu.dtsi
blob: 695e45298aecec422ef55922cf8a7c97763db34c [file] [log] [blame]
Vladimir Razgulin20df89c2012-12-19 15:16:47 -0700[diff] [blame]1/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
Stepan Moskovchenko7d8cdcaa2013-04-25 17:10:55 -0700[diff] [blame]12&soc {
Jordan Crousec13e9e92013-01-29 10:13:36 -0700[diff] [blame]13 msm_gpu: qcom,kgsl-3d0@fdb00000 {
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]14 label = "kgsl-3d0";
15 compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
Harsh Vardhan Dwivedi623b9a22012-10-28 20:54:17 -0600[diff] [blame]16 reg = <0xfdb00000 0x10000
17 0xfdb20000 0x10000>;
18 reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]19 interrupts = <0 33 0>;
20 interrupt-names = "kgsl_3d0_irq";
21 qcom,id = <0>;
22
23 qcom,chipid = <0x03030000>;
24
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]25 qcom,initial-pwrlevel = <1>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]26
Vladimir Razgulin20df89c2012-12-19 15:16:47 -0700[diff] [blame]27 qcom,idle-timeout = <8>; //<HZ/12>
Harsh Vardhan Dwivedi41588242012-08-29 18:49:57 -0600[diff] [blame]28 qcom,strtstp-sleepwake;
Harsh Vardhan Dwivedicb067ec2012-10-08 16:41:10 -0600[diff] [blame]29 qcom,clk-map = <0x0000006>; //KGSL_CLK_CORE | KGSL_CLK_IFACE
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]30
31 /* Bus Scale Settings */
Gagan Macb2372ae2012-08-20 19:24:32 -0600[diff] [blame]32 qcom,msm-bus,name = "grp3d";
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]33 qcom,msm-bus,num-cases = <9>;
Gagan Macb2372ae2012-08-20 19:24:32 -0600[diff] [blame]34 qcom,msm-bus,num-paths = <2>;
35 qcom,msm-bus,vectors-KBps =
36 <26 512 0 0>, <89 604 0 0>,
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]37 <26 512 0 1600000>, <89 604 0 3000000>,
Lucille Sylvesterd3938cd2013-01-23 17:08:11 -0700[diff] [blame]38 <26 512 0 2200000>, <89 604 0 3000000>,
Lucille Sylvester395e6ce2013-01-18 17:09:02 -0700[diff] [blame]39 <26 512 0 4000000>, <89 604 0 3000000>,
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]40 <26 512 0 2200000>, <89 604 0 4500000>,
Lucille Sylvesterfa9bbae2012-12-05 16:04:59 -0700[diff] [blame]41 <26 512 0 4000000>, <89 604 0 4500000>,
Lucille Sylvester395e6ce2013-01-18 17:09:02 -0700[diff] [blame]42 <26 512 0 6400000>, <89 604 0 4500000>,
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]43 <26 512 0 4000000>, <89 604 0 7600000>,
Gagan Macb2372ae2012-08-20 19:24:32 -0600[diff] [blame]44 <26 512 0 6400000>, <89 604 0 7600000>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]45
46 /* GDSC oxili regulators */
47 vddcx-supply = <&gdsc_oxili_cx>;
48 vdd-supply = <&gdsc_oxili_gx>;
49
50 /* Power levels */
51
52 /* IOMMU Data */
53 iommu = <&kgsl_iommu>;
54
Alex Wongd451d872013-03-21 13:26:35 -0700[diff] [blame]55 /* Trace bus */
56 coresight-id = <67>;
57 coresight-name = "coresight-gfx";
58 coresight-nr-inports = <0>;
59 coresight-outports = <0>;
60 coresight-child-list = <&funnel_mmss>;
61 coresight-child-ports = <7>;
62
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]63 qcom,gpu-pwrlevels {
64 #address-cells = <1>;
65 #size-cells = <0>;
66
67 compatible = "qcom,gpu-pwrlevels";
68
69 qcom,gpu-pwrlevel@0 {
70 reg = <0>;
Alex Wongcadb9e42012-09-07 21:50:07 -0700[diff] [blame]71 qcom,gpu-freq = <450000000>;
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]72 qcom,bus-freq = <8>;
Lucille Sylvester0186d352013-03-11 11:31:17 -0600[diff] [blame]73 qcom,io-fraction = <33>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]74 };
75
76 qcom,gpu-pwrlevel@1 {
77 reg = <1>;
Suman Tatiraju392822d2013-03-27 11:26:24 -0700[diff] [blame]78 qcom,gpu-freq = <320000000>;
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]79 qcom,bus-freq = <5>;
Lucille Sylvester0186d352013-03-11 11:31:17 -0600[diff] [blame]80 qcom,io-fraction = <66>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]81 };
82
83 qcom,gpu-pwrlevel@2 {
84 reg = <2>;
Lucille Sylvester395e6ce2013-01-18 17:09:02 -0700[diff] [blame]85 qcom,gpu-freq = <200000000>;
86 qcom,bus-freq = <2>;
87 qcom,io-fraction = <100>;
88 };
89
Lucille Sylvesterb80b6c92013-09-20 16:53:50 -0600[diff] [blame]90 qcom,gpu-pwrlevel@3 {
91 reg = <3>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]92 qcom,gpu-freq = <27000000>;
93 qcom,bus-freq = <0>;
94 qcom,io-fraction = <0>;
95 };
96 };
97
98 qcom,dcvs-core-info {
99 #address-cells = <1>;
100 #size-cells = <0>;
101
102 compatible = "qcom,dcvs-core-info";
103
Abhijeet Dharmapurikarfc7dca42012-08-26 18:27:53 -0700[diff] [blame]104 qcom,num-cores = <1>;
105 qcom,sensors = <0>;
106
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]107 qcom,core-core-type = <1>;
108
109 qcom,algo-disable-pc-threshold = <0>;
110 qcom,algo-em-win-size-min-us = <100000>;
111 qcom,algo-em-win-size-max-us = <300000>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]112 qcom,algo-em-max-util-pct = <97>;
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]113 qcom,algo-group-id = <95>;
114 qcom,algo-max-freq-chg-time-us = <100000>;
115 qcom,algo-slack-mode-dynamic = <100000>;
116 qcom,algo-slack-weight-thresh-pct = <0>;
117 qcom,algo-slack-time-min-us = <39000>;
118 qcom,algo-slack-time-max-us = <39000>;
119 qcom,algo-ss-win-size-min-us = <1000000>;
120 qcom,algo-ss-win-size-max-us = <1000000>;
121 qcom,algo-ss-util-pct = <95>;
Steve Mucklee8c6d612012-12-06 14:31:00 -0800[diff] [blame]122 qcom,algo-ss-no-corr-below-freq = <0>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]123
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]124 qcom,energy-active-coeff-a = <2492>;
125 qcom,energy-active-coeff-b = <0>;
126 qcom,energy-active-coeff-c = <0>;
127 qcom,energy-leakage-coeff-a = <11>;
128 qcom,energy-leakage-coeff-b = <157150>;
129 qcom,energy-leakage-coeff-c = <0>;
130 qcom,energy-leakage-coeff-d = <0>;
131
132 qcom,power-current-temp = <25>;
133 qcom,power-num-freq = <4>;
134
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]135 qcom,dcvs-freq@0 {
136 reg = <0>;
137 qcom,freq = <0>;
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]138 qcom,voltage = <0>;
139 qcom,is_trans_level = <0>;
140 qcom,active-energy-offset = <100>;
141 qcom,leakage-energy-offset = <0>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]142 };
143
144 qcom,dcvs-freq@1 {
145 reg = <1>;
146 qcom,freq = <0>;
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]147 qcom,voltage = <0>;
148 qcom,is_trans_level = <0>;
149 qcom,active-energy-offset = <100>;
150 qcom,leakage-energy-offset = <0>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]151 };
152
153 qcom,dcvs-freq@2 {
154 reg = <2>;
155 qcom,freq = <0>;
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]156 qcom,voltage = <0>;
157 qcom,is_trans_level = <0>;
158 qcom,active-energy-offset = <100>;
159 qcom,leakage-energy-offset = <0>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]160 };
161
162 qcom,dcvs-freq@3 {
163 reg = <3>;
164 qcom,freq = <0>;
Abhijeet Dharmapurikar44451662012-08-23 18:58:44 -0700[diff] [blame]165 qcom,voltage = <0>;
166 qcom,is_trans_level = <0>;
167 qcom,active-energy-offset = <844545>;
168 qcom,leakage-energy-offset = <0>;
Pu Chen1335e872012-08-01 08:45:25 -0600[diff] [blame]169 };
170 };
171
172 };
173};