blob: 7a608617aafda4b540156ec83d0ed53b4502ed12 [file] [log] [blame]
Siddartha Mohanadoss18c4b9f2014-01-23 16:13:31 -08001/* Copyright (c) 2012-2014, The Linux Foundation. All rights reserved.
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -07002 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
12
13&spmi_bus {
14 #address-cells = <1>;
15 #size-cells = <0>;
16 interrupt-controller;
17 #interrupt-cells = <3>;
Xiaozhe Shifaa942c2013-02-21 10:52:03 -080018
19 qcom,pm8110@0 {
20 spmi-slave-container;
21 reg = <0x0>;
22 #address-cells = <1>;
23 #size-cells = <1>;
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -070024
Siddartha Mohanadoss7e2b2c62013-10-08 08:51:42 -070025 pm8110_revid: qcom,revid@100 {
Xiaozhe Shia0e6c232013-03-06 15:22:05 -080026 compatible = "qcom,qpnp-revid";
27 reg = <0x100 0x100>;
28 };
29
Amy Malochee4aaca22013-04-01 20:34:09 -070030 qcom,power-on@800 {
31 compatible = "qcom,qpnp-power-on";
32 reg = <0x800 0x100>;
33 interrupts = <0x0 0x8 0x0>,
34 <0x0 0x8 0x1>,
35 <0x0 0x8 0x4>;
36 interrupt-names = "kpdpwr", "resin", "resin-bark";
37 qcom,pon-dbc-delay = <15625>;
38 qcom,system-reset;
39
40 qcom,pon_1 {
41 qcom,pon-type = <0>;
42 qcom,pull-up = <1>;
43 linux,code = <116>;
44 };
45
46 qcom,pon_2 {
47 qcom,pon-type = <1>;
48 qcom,pull-up = <1>;
49 linux,code = <114>;
50 };
51 };
52
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -070053 pm8110_chg: qcom,charger {
54 spmi-dev-container;
55 compatible = "qcom,qpnp-charger";
56 #address-cells = <1>;
57 #size-cells = <1>;
58 status = "disabled";
59
Xiaozhe Shi8bc042a2013-04-18 15:44:08 -070060 qcom,vddmax-mv = <4200>;
Xiaozhe Shi22aa0cd2013-05-28 10:45:12 -070061 qcom,vddsafe-mv = <4230>;
Xiaozhe Shi555dffd2013-07-25 17:21:10 -070062 qcom,vinmin-mv = <4300>;
Xiaozhe Shi8bc042a2013-04-18 15:44:08 -070063 qcom,vbatdet-mv = <4100>;
64 qcom,ibatmax-ma = <1500>;
Xiaozhe Shia797f942013-07-12 10:45:55 -070065 qcom,ibatterm-ma = <100>;
Xiaozhe Shi8bc042a2013-04-18 15:44:08 -070066 qcom,ibatsafe-ma = <1500>;
67 qcom,thermal-mitigation = <1500 700 600 325>;
Xiaozhe Shic220bf82013-07-25 17:15:57 -070068 qcom,vbatdet-delta-mv = <100>;
Xiaozhe Shi1acc0922013-07-12 10:55:21 -070069 qcom,resume-soc = <99>;
Xiaozhe Shi8b502bc2013-04-18 15:55:56 -070070 qcom,tchg-mins = <150>;
Siddartha Mohanadoss3cb2b6b2013-06-21 12:07:05 -070071 qcom,chg-vadc = <&pm8110_vadc>;
Siddartha Mohanadoss88a3fde2013-06-24 16:18:52 -070072 qcom,chg-adc_tm = <&pm8110_adc_tm>;
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -070073
Xiaozhe Shi8bc042a2013-04-18 15:44:08 -070074 qcom,chgr@1000 {
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -070075 status = "disabled";
76 reg = <0x1000 0x100>;
77 interrupts = <0x0 0x10 0x0>,
78 <0x0 0x10 0x1>,
79 <0x0 0x10 0x2>,
80 <0x0 0x10 0x3>,
81 <0x0 0x10 0x4>,
82 <0x0 0x10 0x5>,
83 <0x0 0x10 0x6>,
84 <0x0 0x10 0x7>;
85
86 interrupt-names = "vbat-det-lo",
87 "vbat-det-hi",
88 "chgwdog",
89 "state-change",
90 "trkl-chg-on",
91 "fast-chg-on",
92 "chg-failed",
93 "chg-done";
94 };
95
Xiaozhe Shi8bc042a2013-04-18 15:44:08 -070096 qcom,buck@1100 {
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -070097 status = "disabled";
98 reg = <0x1100 0x100>;
99 interrupts = <0x0 0x11 0x0>,
100 <0x0 0x11 0x1>,
101 <0x0 0x11 0x2>,
102 <0x0 0x11 0x3>,
103 <0x0 0x11 0x4>,
104 <0x0 0x11 0x5>,
105 <0x0 0x11 0x6>;
106
107 interrupt-names = "vbat-ov",
108 "vreg-ov",
109 "overtemp",
110 "vchg-loop",
111 "ichg-loop",
112 "ibat-loop",
113 "vdd-loop";
114 };
115
Abhijeet Dharmapurikar6ba90762013-08-05 12:50:21 -0700116 pm8110_chg_batif: qcom,bat-if@1200 {
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -0700117 status = "disabled";
118 reg = <0x1200 0x100>;
119 interrupts = <0x0 0x12 0x0>,
120 <0x0 0x12 0x1>,
121 <0x0 0x12 0x2>,
122 <0x0 0x12 0x3>,
123 <0x0 0x12 0x4>;
124
125 interrupt-names = "batt-pres",
126 "bat-temp-ok",
127 "bat-fet-on",
128 "vcp-on",
129 "psi";
130 };
131
Xiaozhe Shi8bc042a2013-04-18 15:44:08 -0700132 qcom,usb-chgpth@1300 {
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -0700133 status = "disabled";
134 reg = <0x1300 0x100>;
135 interrupts = <0 0x13 0x0>,
136 <0 0x13 0x1>,
David Keitel0b62bdd2013-07-10 17:30:51 -0700137 <0x0 0x13 0x2>,
138 <0x0 0x13 0x3>;
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -0700139
140 interrupt-names = "coarse-det-usb",
141 "usbin-valid",
David Keitel0b62bdd2013-07-10 17:30:51 -0700142 "chg-gone",
143 "usb-ocp";
Xiaozhe Shif7d9daf2013-04-08 15:29:55 -0700144 };
145
146 qcom,chg-misc@1600 {
147 status = "disabled";
148 reg = <0x1600 0x100>;
149 };
150 };
151
Xiaozhe Shi67ba76b2013-04-18 18:20:05 -0700152 pm8110_gpios: gpios {
153 spmi-dev-container;
154 compatible = "qcom,qpnp-pin";
155 gpio-controller;
156 #gpio-cells = <2>;
157 #address-cells = <1>;
158 #size-cells = <1>;
159 label = "pm8110-gpio";
160
161 gpio@c000 {
162 reg = <0xc000 0x100>;
163 qcom,pin-num = <1>;
164 };
165
166 gpio@c100 {
167 reg = <0xc100 0x100>;
168 qcom,pin-num = <2>;
169 };
170
171 gpio@c200 {
172 reg = <0xc200 0x100>;
173 qcom,pin-num = <3>;
174 };
175
176 gpio@c300 {
177 reg = <0xc300 0x100>;
178 qcom,pin-num = <4>;
179 };
180 };
181
182 pm8110_mpps: mpps {
183 spmi-dev-container;
184 compatible = "qcom,qpnp-pin";
185 gpio-controller;
186 #gpio-cells = <2>;
187 #address-cells = <1>;
188 #size-cells = <1>;
189 label = "pm8110-mpp";
190
191 mpp@a000 {
192 reg = <0xa000 0x100>;
193 qcom,pin-num = <1>;
194 };
195
196 mpp@a100 {
197 reg = <0xa100 0x100>;
198 qcom,pin-num = <2>;
199 };
200
201 mpp@a200 {
202 reg = <0xa200 0x100>;
203 qcom,pin-num = <3>;
204 };
205
206 mpp@a300 {
207 reg = <0xa300 0x100>;
208 qcom,pin-num = <4>;
209 };
210 };
211
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -0700212 pm8110_vadc: vadc@3100 {
213 compatible = "qcom,qpnp-vadc";
214 reg = <0x3100 0x100>;
215 #address-cells = <1>;
216 #size-cells = <0>;
217 interrupts = <0x0 0x31 0x0>;
218 interrupt-names = "eoc-int-en-set";
219 qcom,adc-bit-resolution = <15>;
220 qcom,adc-vdd-reference = <1800>;
Siddartha Mohanadossa3f21302013-08-01 13:32:40 -0700221 qcom,vadc-poll-eoc;
Siddartha Mohanadoss7e2b2c62013-10-08 08:51:42 -0700222 qcom,pmic-revid = <&pm8110_revid>;
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -0700223
224 chan@8 {
225 label = "die_temp";
226 reg = <8>;
227 qcom,decimation = <0>;
228 qcom,pre-div-channel-scaling = <0>;
229 qcom,calibration-type = "absolute";
230 qcom,scale-function = <3>;
231 qcom,hw-settle-time = <0>;
232 qcom,fast-avg-setup = <0>;
233 };
234
235 chan@9 {
236 label = "ref_625mv";
237 reg = <9>;
238 qcom,decimation = <0>;
239 qcom,pre-div-channel-scaling = <0>;
240 qcom,calibration-type = "absolute";
241 qcom,scale-function = <0>;
242 qcom,hw-settle-time = <0>;
243 qcom,fast-avg-setup = <0>;
244 };
245
246 chan@a {
247 label = "ref_1250v";
248 reg = <0xa>;
249 qcom,decimation = <0>;
250 qcom,pre-div-channel-scaling = <0>;
251 qcom,calibration-type = "absolute";
252 qcom,scale-function = <0>;
253 qcom,hw-settle-time = <0>;
254 qcom,fast-avg-setup = <0>;
255 };
256 };
257
Siddartha Mohanadoss55d0bca2013-06-24 08:29:34 -0700258 pm8110_iadc: iadc@3600 {
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -0700259 compatible = "qcom,qpnp-iadc";
Siddartha Mohanadoss18c4b9f2014-01-23 16:13:31 -0800260 reg = <0x3600 0x100>,
261 <0x12f1 0x1>;
262 reg-names = "iadc-base", "batt-id-trim-cnst-rds";
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -0700263 #address-cells = <1>;
264 #size-cells = <0>;
265 interrupts = <0x0 0x36 0x0>;
266 interrupt-names = "eoc-int-en-set";
267 qcom,adc-bit-resolution = <16>;
268 qcom,adc-vdd-reference = <1800>;
Siddartha Mohanadoss3cb2b6b2013-06-21 12:07:05 -0700269 qcom,iadc-vadc = <&pm8110_vadc>;
Siddartha Mohanadossa3f21302013-08-01 13:32:40 -0700270 qcom,iadc-poll-eoc;
Siddartha Mohanadoss18c4b9f2014-01-23 16:13:31 -0800271 qcom,use-default-rds-trim = <1>;
Siddartha Mohanadoss7e2b2c62013-10-08 08:51:42 -0700272 qcom,pmic-revid = <&pm8110_revid>;
Siddartha Mohanadoss0f664a82013-03-11 22:52:01 -0700273
274 chan@0 {
275 label = "internal_rsense";
276 reg = <0>;
277 qcom,decimation = <0>;
278 qcom,pre-div-channel-scaling = <1>;
279 qcom,calibration-type = "absolute";
280 qcom,scale-function = <0>;
281 qcom,hw-settle-time = <0>;
282 qcom,fast-avg-setup = <0>;
283 };
284 };
Ashay Jaiswalad1db362013-04-01 11:11:41 +0530285
Siddartha Mohanadoss236e0952013-05-13 10:40:26 -0700286 pm8110_adc_tm: vadc@3400 {
287 compatible = "qcom,qpnp-adc-tm";
288 reg = <0x3400 0x100>;
289 #address-cells = <1>;
290 #size-cells = <0>;
291 interrupts = <0x0 0x34 0x0>,
292 <0x0 0x34 0x3>,
293 <0x0 0x34 0x4>;
294 interrupt-names = "eoc-int-en-set",
295 "high-thr-en-set",
296 "low-thr-en-set";
297 qcom,adc-bit-resolution = <15>;
298 qcom,adc-vdd-reference = <1800>;
Siddartha Mohanadoss3cb2b6b2013-06-21 12:07:05 -0700299 qcom,adc_tm-vadc = <&pm8110_vadc>;
Siddartha Mohanadoss236e0952013-05-13 10:40:26 -0700300 };
301
David Collins77996352013-05-20 14:27:51 -0700302 qcom,temp-alarm@2400 {
303 compatible = "qcom,qpnp-temp-alarm";
304 reg = <0x2400 0x100>;
305 interrupts = <0x0 0x24 0x0>;
306 label = "pm8110_tz";
307 qcom,channel-num = <8>;
308 qcom,threshold-set = <0>;
Siddartha Mohanadoss3cb2b6b2013-06-21 12:07:05 -0700309 qcom,temp_alarm-vadc = <&pm8110_vadc>;
David Collins77996352013-05-20 14:27:51 -0700310 };
311
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700312 pm8110_bms: qcom,bms {
313 spmi-dev-container;
314 compatible = "qcom,qpnp-bms";
315 #address-cells = <1>;
316 #size-cells = <1>;
317 status = "disabled";
318
319 qcom,r-sense-uohm = <10000>;
320 qcom,v-cutoff-uv = <3400000>;
321 qcom,max-voltage-uv = <4200000>;
322 qcom,r-conn-mohm = <0>;
Xiaozhe Shi8e1fe4c2013-09-11 10:53:59 -0700323 qcom,shutdown-soc-valid-limit = <100>;
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700324 qcom,adjust-soc-low-threshold = <15>;
325 qcom,ocv-voltage-high-threshold-uv = <3750000>;
326 qcom,ocv-voltage-low-threshold-uv = <3650000>;
327 qcom,low-soc-calculate-soc-threshold = <15>;
Xiaozhe Shicb487b12013-10-14 17:42:07 -0700328 qcom,low-voltage-calculate-soc-ms = <1000>;
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700329 qcom,low-soc-calculate-soc-ms = <5000>;
330 qcom,calculate-soc-ms = <20000>;
331 qcom,chg-term-ua = <100000>;
332 qcom,batt-type = <0>;
333 qcom,low-voltage-threshold = <3420000>;
Xiaozhe Shi535494d2013-04-05 12:27:51 -0700334 qcom,tm-temp-margin = <5000>;
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700335 qcom,low-ocv-correction-limit-uv = <100>;
Xiaozhe Shi4b7d0d22013-11-11 10:29:11 -0800336 qcom,high-ocv-correction-limit-uv = <250>;
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700337 qcom,hold-soc-est = <3>;
Siddartha Mohanadoss3cb2b6b2013-06-21 12:07:05 -0700338 qcom,bms-vadc = <&pm8110_vadc>;
Siddartha Mohanadoss55d0bca2013-06-24 08:29:34 -0700339 qcom,bms-iadc = <&pm8110_iadc>;
Siddartha Mohanadoss88a3fde2013-06-24 16:18:52 -0700340 qcom,bms-adc_tm = <&pm8110_adc_tm>;
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700341
342 qcom,bms-iadc@3800 {
343 reg = <0x3800 0x100>;
344 };
345
346 qcom,bms-bms@4000 {
347 reg = <0x4000 0x100>;
348 interrupts = <0x0 0x40 0x0>,
349 <0x0 0x40 0x1>,
350 <0x0 0x40 0x2>,
351 <0x0 0x40 0x3>,
352 <0x0 0x40 0x4>,
353 <0x0 0x40 0x5>,
354 <0x0 0x40 0x6>,
355 <0x0 0x40 0x7>;
356
Xiaozhe Shic4c04ee2013-07-29 10:41:48 -0700357 interrupt-names = "cc_thr",
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700358 "ocv_for_r",
Xiaozhe Shic4c04ee2013-07-29 10:41:48 -0700359 "good_ocv",
360 "charge_begin",
361 "ocv_thr",
362 "sw_cc_thr",
363 "vsense_avg",
364 "vsense_for_r";
Xiaozhe Shi294c7e22013-04-17 14:59:15 -0700365 };
366 };
367
Ashay Jaiswalad1db362013-04-01 11:11:41 +0530368 qcom,pm8110_rtc {
369 spmi-dev-container;
370 compatible = "qcom,qpnp-rtc";
371 #address-cells = <1>;
372 #size-cells = <1>;
373 qcom,qpnp-rtc-write = <0>;
374 qcom,qpnp-rtc-alarm-pwrup = <0>;
375
376 qcom,pm8110_rtc_rw@6000 {
377 reg = <0x6000 0x100>;
378 };
379
380 qcom,pm8110_rtc_alarm@6100 {
381 reg = <0x6100 0x100>;
382 interrupts = <0x0 0x61 0x1>;
383 };
384 };
Amy Maloche9a113c12013-04-11 19:46:20 -0700385
Chun Zhang9e808b82013-04-18 15:38:18 -0700386 qcom,leds@a100 {
387 compatible = "qcom,leds-qpnp";
388 reg = <0xa100 0x100>;
389 label = "mpp";
390 };
391
Amy Maloche9a113c12013-04-11 19:46:20 -0700392 qcom,leds@a200 {
393 compatible = "qcom,leds-qpnp";
394 reg = <0xa200 0x100>;
395 label = "mpp";
396 };
Xiaozhe Shifaa942c2013-02-21 10:52:03 -0800397 };
398
399 qcom,pm8110@1 {
400 spmi-slave-container;
401 reg = <0x1>;
402 #address-cells = <1>;
403 #size-cells = <1>;
Xiaozhe Shia9571ca2013-02-21 10:52:03 -0800404
405 regulator@1400 {
406 compatible = "qcom,qpnp-regulator";
407 regulator-name = "8110_s1";
408 spmi-dev-container;
409 #address-cells = <1>;
410 #size-cells = <1>;
411 reg = <0x1400 0x300>;
412 status = "disabled";
413
414 qcom,ctl@1400 {
415 reg = <0x1400 0x100>;
416 };
417 qcom,ps@1500 {
418 reg = <0x1500 0x100>;
419 };
420 qcom,freq@1600 {
421 reg = <0x1600 0x100>;
422 };
423 };
424
425 regulator@1700 {
426 compatible = "qcom,qpnp-regulator";
427 regulator-name = "8110_s2";
428 spmi-dev-container;
429 #address-cells = <1>;
430 #size-cells = <1>;
431 reg = <0x1700 0x300>;
432 status = "disabled";
433
434 qcom,ctl@1700 {
435 reg = <0x1700 0x100>;
436 };
437 qcom,ps@1800 {
438 reg = <0x1800 0x100>;
439 };
440 qcom,freq@1900 {
441 reg = <0x1900 0x100>;
442 };
443 };
444
445 regulator@1a00 {
446 compatible = "qcom,qpnp-regulator";
447 regulator-name = "8110_s3";
448 spmi-dev-container;
449 #address-cells = <1>;
450 #size-cells = <1>;
451 reg = <0x1a00 0x300>;
452 status = "disabled";
453
454 qcom,ctl@1a00 {
455 reg = <0x1a00 0x100>;
456 };
457 qcom,ps@1b00 {
458 reg = <0x1b00 0x100>;
459 };
460 qcom,freq@1c00 {
461 reg = <0x1c00 0x100>;
462 };
463 };
464
465 regulator@1d00 {
466 compatible = "qcom,qpnp-regulator";
467 regulator-name = "8110_s4";
468 spmi-dev-container;
469 #address-cells = <1>;
470 #size-cells = <1>;
471 reg = <0x1d00 0x300>;
472 status = "disabled";
473
474 qcom,ctl@1d00 {
475 reg = <0x1d00 0x100>;
476 };
477 qcom,ps@1e00 {
478 reg = <0x1e00 0x100>;
479 };
480 qcom,freq@1f00 {
481 reg = <0x1f00 0x100>;
482 };
483 };
484
485 regulator@4000 {
486 compatible = "qcom,qpnp-regulator";
487 regulator-name = "8110_l1";
488 reg = <0x4000 0x100>;
489 status = "disabled";
490 };
491
492 regulator@4100 {
493 compatible = "qcom,qpnp-regulator";
494 regulator-name = "8110_l2";
495 reg = <0x4100 0x100>;
496 status = "disabled";
497 };
498
499 regulator@4200 {
500 compatible = "qcom,qpnp-regulator";
501 regulator-name = "8110_l3";
502 reg = <0x4200 0x100>;
503 status = "disabled";
504 };
505
506 regulator@4300 {
507 compatible = "qcom,qpnp-regulator";
508 regulator-name = "8110_l4";
509 reg = <0x4300 0x100>;
510 status = "disabled";
511 };
512
513 regulator@4400 {
514 compatible = "qcom,qpnp-regulator";
515 regulator-name = "8110_l5";
516 reg = <0x4400 0x100>;
517 status = "disabled";
518 };
519
520 regulator@4500 {
521 compatible = "qcom,qpnp-regulator";
522 regulator-name = "8110_l6";
523 reg = <0x4500 0x100>;
524 status = "disabled";
525 };
526
527 regulator@4600 {
528 compatible = "qcom,qpnp-regulator";
529 regulator-name = "8110_l7";
530 reg = <0x4600 0x100>;
531 status = "disabled";
532 };
533
534 regulator@4700 {
535 compatible = "qcom,qpnp-regulator";
536 regulator-name = "8110_l8";
537 reg = <0x4700 0x100>;
538 status = "disabled";
539 };
540
541 regulator@4800 {
542 compatible = "qcom,qpnp-regulator";
543 regulator-name = "8110_l9";
544 reg = <0x4800 0x100>;
545 status = "disabled";
546 };
547
548 regulator@4900 {
549 compatible = "qcom,qpnp-regulator";
550 regulator-name = "8110_l10";
551 reg = <0x4900 0x100>;
552 status = "disabled";
553 };
554
555 regulator@4b00 {
556 compatible = "qcom,qpnp-regulator";
557 regulator-name = "8110_l12";
558 reg = <0x4b00 0x100>;
559 status = "disabled";
560 };
561
562 regulator@4d00 {
563 compatible = "qcom,qpnp-regulator";
564 regulator-name = "8110_l14";
565 reg = <0x4d00 0x100>;
566 status = "disabled";
567 };
568
569 regulator@4e00 {
570 compatible = "qcom,qpnp-regulator";
571 regulator-name = "8110_l15";
572 reg = <0x4e00 0x100>;
573 status = "disabled";
574 };
575
576 regulator@4f00 {
577 compatible = "qcom,qpnp-regulator";
578 regulator-name = "8110_l16";
579 reg = <0x4f00 0x100>;
580 status = "disabled";
581 };
582
583 regulator@5000 {
584 compatible = "qcom,qpnp-regulator";
585 regulator-name = "8110_l17";
586 reg = <0x5000 0x100>;
587 status = "disabled";
588 };
589
590 regulator@5100 {
591 compatible = "qcom,qpnp-regulator";
592 regulator-name = "8110_l18";
593 reg = <0x5100 0x100>;
594 status = "disabled";
595 };
596
597 regulator@5200 {
598 compatible = "qcom,qpnp-regulator";
599 regulator-name = "8110_l19";
600 reg = <0x5200 0x100>;
601 status = "disabled";
602 };
603
604 regulator@5300 {
605 compatible = "qcom,qpnp-regulator";
606 regulator-name = "8110_l20";
607 reg = <0x5300 0x100>;
608 status = "disabled";
609 };
610
611 regulator@5400 {
612 compatible = "qcom,qpnp-regulator";
613 regulator-name = "8110_l21";
614 reg = <0x5400 0x100>;
615 status = "disabled";
616 };
617
618 regulator@5500 {
619 compatible = "qcom,qpnp-regulator";
620 regulator-name = "8110_l22";
621 reg = <0x5500 0x100>;
622 status = "disabled";
623 };
Chun Zhang3450f832013-04-15 11:46:29 -0700624
625 qcom,vibrator@c000 {
626 compatible = "qcom,qpnp-vibrator";
627 reg = <0xc000 0x100>;
628 label = "vibrator";
629 status = "disabled";
630 };
Jay Chokshi40b5f322013-05-01 17:18:12 -0700631
632 pwm@bc00 {
633 compatible = "qcom,qpnp-pwm";
634 reg = <0xbc00 0x100>;
635 reg-names = "qpnp-lpg-channel-base";
636 qcom,channel-id = <0>;
637 };
Xiaozhe Shifaa942c2013-02-21 10:52:03 -0800638 };
Kenneth Heitkedb6e1b12012-11-20 15:24:42 -0700639};