blob: eff439bd94d52f06fbb6058af53ad65f3184528b [file] [log] [blame]
Jim Grosbach31c24bf2009-11-07 22:00:39 +00001//===- Thumb1InstrInfo.h - Thumb-1 Instruction Information ------*- C++ -*-===//
David Goodwinb50ea5c2009-07-02 22:18:33 +00002//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the Thumb-1 implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef THUMB1INSTRUCTIONINFO_H
15#define THUMB1INSTRUCTIONINFO_H
16
17#include "llvm/Target/TargetInstrInfo.h"
18#include "ARM.h"
19#include "ARMInstrInfo.h"
20#include "Thumb1RegisterInfo.h"
21
22namespace llvm {
23 class ARMSubtarget;
24
25class Thumb1InstrInfo : public ARMBaseInstrInfo {
26 Thumb1RegisterInfo RI;
27public:
28 explicit Thumb1InstrInfo(const ARMSubtarget &STI);
29
David Goodwin334c2642009-07-08 16:09:28 +000030 // Return the non-pre/post incrementing version of 'Opc'. Return 0
31 // if there is not such an opcode.
32 unsigned getUnindexedOpcode(unsigned Opc) const;
33
David Goodwinb50ea5c2009-07-02 22:18:33 +000034 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
35 /// such, whenever a client has an instance of instruction info, it should
36 /// always be able to get register info as well (through this method).
37 ///
38 const Thumb1RegisterInfo &getRegisterInfo() const { return RI; }
39
40 bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
41 MachineBasicBlock::iterator MI,
Evan Cheng2457f2c2010-05-22 01:47:14 +000042 const std::vector<CalleeSavedInfo> &CSI,
43 const TargetRegisterInfo *TRI) const;
David Goodwinb50ea5c2009-07-02 22:18:33 +000044 bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
45 MachineBasicBlock::iterator MI,
Evan Cheng2457f2c2010-05-22 01:47:14 +000046 const std::vector<CalleeSavedInfo> &CSI,
47 const TargetRegisterInfo *TRI) const;
David Goodwinb50ea5c2009-07-02 22:18:33 +000048
Jakob Stoklund Olesenac273662010-07-11 06:33:54 +000049 void copyPhysReg(MachineBasicBlock &MBB,
50 MachineBasicBlock::iterator I, DebugLoc DL,
51 unsigned DestReg, unsigned SrcReg,
52 bool KillSrc) const;
David Goodwinb50ea5c2009-07-02 22:18:33 +000053 void storeRegToStackSlot(MachineBasicBlock &MBB,
Eric Christopher00ed59a2010-10-15 22:49:28 +000054 MachineBasicBlock::iterator MBBI,
55 unsigned SrcReg, bool isKill, int FrameIndex,
Evan Cheng746ad692010-05-06 19:06:44 +000056 const TargetRegisterClass *RC,
57 const TargetRegisterInfo *TRI) const;
David Goodwinb50ea5c2009-07-02 22:18:33 +000058
David Goodwinb50ea5c2009-07-02 22:18:33 +000059 void loadRegFromStackSlot(MachineBasicBlock &MBB,
Eric Christopher00ed59a2010-10-15 22:49:28 +000060 MachineBasicBlock::iterator MBBI,
61 unsigned DestReg, int FrameIndex,
Evan Cheng746ad692010-05-06 19:06:44 +000062 const TargetRegisterClass *RC,
63 const TargetRegisterInfo *TRI) const;
David Goodwinb50ea5c2009-07-02 22:18:33 +000064
David Goodwinb50ea5c2009-07-02 22:18:33 +000065};
66}
67
68#endif // THUMB1INSTRUCTIONINFO_H