Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / 039ba763d1da901bcd1ef0020a2aa97704c7962a / . / lib / Target / SparcV9 / SparcV9Instr.def
blob: 3315c137c52a9dff2aad59f1bd090f921ec738c0 [file] [log] [blame]
Brian Gaeke3ca4fcc2004-04-25 07:04:49 +0000[diff] [blame]1//===-- SparcV9Instr.def - SparcV9 Instruction Information -------*- C++ -*-==//
John Criswell856ba762003-10-21 15:17:13 +0000[diff] [blame]2//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by the LLVM research group and is distributed under
6// the University of Illinois Open Source License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]9//
10// This file describes all of the instructions that the sparc backend uses. It
11// relys on an external 'I' macro being defined that takes the arguments
Chris Lattner232c3be2002-10-25 01:43:26 +0000[diff] [blame]12// specified below, and is used to make all of the information relevant to an
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]13// instruction be in one place.
14//
15//===----------------------------------------------------------------------===//
16
17// NOTE: No include guards desired
18
19#ifndef I
20#errror "Must define I macro before including SparcInstr.def!"
21#endif
22
23// Constants for defining the maximum constant size field.
24// One #define per bit size
25//
26#define B5 ((1 << 5) - 1)
27#define B6 ((1 << 6) - 1)
28#define B12 ((1 << 12) - 1)
29#define B15 ((1 << 15) - 1)
30#define B18 ((1 << 18) - 1)
31#define B21 ((1 << 21) - 1)
32#define B22 ((1 << 22) - 1)
33#define B29 ((1 << 29) - 1)
34
35// Arguments passed into the I macro
36// enum name,
37// opCodeString,
38// numOperands,
39// resultPosition (0-based; -1 if no result),
40// maxImmedConst,
41// immedIsSignExtended,
42// numDelaySlots (in cycles)
43// latency (in cycles)
44// instr sched class (defined above)
Chris Lattner3501fea2003-01-14 22:00:31 +0000[diff] [blame]45// instr class flags (defined in TargetInstrInfo.h)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]46
Brian Gaeke90c5bbe2004-07-02 04:57:37 +0000[diff] [blame]47#define BRANCHFLAGS M_BRANCH_FLAG|M_TERMINATOR_FLAG
48#define RETFLAGS M_RET_FLAG|M_TERMINATOR_FLAG
Ruchira Sasanka3839e6e2001-11-03 19:59:59 +0000[diff] [blame]49
Vikram S. Adve6e64ef42001-09-30 23:46:57 +0000[diff] [blame]50I(NOP, "nop", 0, -1, 0, false, 0, 1, SPARC_NONE, M_NOP_FLAG)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]51
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]52// Synthetic SPARC assembly opcodes for setting a register to a constant.
53// Max immediate constant should be ignored for both these instructions.
Vikram S. Adve6e64ef42001-09-30 23:46:57 +0000[diff] [blame]54// Use a latency > 1 since this may generate as many as 3 instructions.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]55I(SETSW, "setsw", 2, 1, 0, true , 0, 2, SPARC_IEUN, M_PSEUDO_FLAG )
56I(SETUW, "setuw", 2, 1, 0, false, 0, 2, SPARC_IEUN, M_PSEUDO_FLAG )
57I(SETX, "setx", 3, 2, 0, true, 0, 2, SPARC_IEUN, M_PSEUDO_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]58
59// Set high-order bits of register and clear low-order bits
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]60I(SETHI, "sethi", 2, 1, B22, false, 0, 1, SPARC_IEUN, 0)
Vikram S. Adve6e64ef42001-09-30 23:46:57 +0000[diff] [blame]61
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]62// Add or add with carry.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]63I(ADDr , "add", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
64I(ADDi , "add", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
65I(ADDccr, "addcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
66I(ADDcci, "addcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
67I(ADDCr , "addc", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
68I(ADDCi , "addc", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
69I(ADDCccr, "addccc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
70I(ADDCcci, "addccc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]71
72// Subtract or subtract with carry.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]73I(SUBr , "sub", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
74I(SUBi , "sub", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
75I(SUBccr , "subcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
76I(SUBcci , "subcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
77I(SUBCr , "subc", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
78I(SUBCi , "subc", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
79I(SUBCccr, "subccc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
80I(SUBCcci, "subccc", 4, 2, B12, true , 0, 1, SPARC_IEU1, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]81
82// Integer multiply, signed divide, unsigned divide.
83// Note that the deprecated 32-bit multiply and multiply-step are not used.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]84I(MULXr , "mulx", 3, 2, B12, true , 0, 3, SPARC_IEUN, 0)
85I(MULXi , "mulx", 3, 2, B12, true , 0, 3, SPARC_IEUN, 0)
86I(SDIVXr, "sdivx", 3, 2, B12, true , 0, 6, SPARC_IEUN, 0)
87I(SDIVXi, "sdivx", 3, 2, B12, true , 0, 6, SPARC_IEUN, 0)
88I(UDIVXr, "udivx", 3, 2, B12, true , 0, 6, SPARC_IEUN, 0)
89I(UDIVXi, "udivx", 3, 2, B12, true , 0, 6, SPARC_IEUN, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]90
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]91 // Floating point add, subtract, compare.
92 // Note that destination of FCMP* instructions is operand 0, not operand 2.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]93I(FADDS, "fadds", 3, 2, 0, false, 0, 3, SPARC_FPA, 0)
94I(FADDD, "faddd", 3, 2, 0, false, 0, 3, SPARC_FPA, 0)
95I(FADDQ, "faddq", 3, 2, 0, false, 0, 3, SPARC_FPA, 0)
96I(FSUBS, "fsubs", 3, 2, 0, false, 0, 3, SPARC_FPA, 0)
97I(FSUBD, "fsubd", 3, 2, 0, false, 0, 3, SPARC_FPA, 0)
98I(FSUBQ, "fsubq", 3, 2, 0, false, 0, 3, SPARC_FPA, 0)
99I(FCMPS, "fcmps", 3, 0, 0, false, 0, 3, SPARC_FPA, M_CC_FLAG )
100I(FCMPD, "fcmpd", 3, 0, 0, false, 0, 3, SPARC_FPA, M_CC_FLAG )
101I(FCMPQ, "fcmpq", 3, 0, 0, false, 0, 3, SPARC_FPA, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]102// NOTE: FCMPE{S,D,Q}: FP Compare With Exception are currently unused!
Vikram S. Advec7b2e5c2001-10-28 21:41:01 +0000[diff] [blame]103
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]104// Floating point multiply or divide.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]105I(FMULS , "fmuls", 3, 2, 0, false, 0, 3, SPARC_FPM, 0)
106I(FMULD , "fmuld", 3, 2, 0, false, 0, 3, SPARC_FPM, 0)
107I(FMULQ , "fmulq", 3, 2, 0, false, 0, 0, SPARC_FPM, 0)
108I(FSMULD, "fsmuld", 3, 2, 0, false, 0, 3, SPARC_FPM, 0)
109I(FDMULQ, "fdmulq", 3, 2, 0, false, 0, 0, SPARC_FPM, 0)
110I(FDIVS , "fdivs", 3, 2, 0, false, 0, 12, SPARC_FPM, 0)
111I(FDIVD , "fdivd", 3, 2, 0, false, 0, 22, SPARC_FPM, 0)
112I(FDIVQ , "fdivq", 3, 2, 0, false, 0, 0, SPARC_FPM, 0)
113I(FSQRTS, "fsqrts", 3, 2, 0, false, 0, 12, SPARC_FPM, 0)
114I(FSQRTD, "fsqrtd", 3, 2, 0, false, 0, 22, SPARC_FPM, 0)
115I(FSQRTQ, "fsqrtq", 3, 2, 0, false, 0, 0, SPARC_FPM, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]116
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]117// Logical operations
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]118I(ANDr , "and", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
119I(ANDi , "and", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
120I(ANDccr , "andcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
121I(ANDcci , "andcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
122I(ANDNr , "andn", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
123I(ANDNi , "andn", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
124I(ANDNccr, "andncc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
125I(ANDNcci, "andncc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
Misha Brukman6ddd9d82003-05-27 22:32:38 +0000[diff] [blame]126
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]127I(ORr , "or", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
128I(ORi , "or", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
129I(ORccr , "orcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
130I(ORcci , "orcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
131I(ORNr , "orn", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
132I(ORNi , "orn", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
133I(ORNccr, "orncc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
134I(ORNcci, "orncc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
Misha Brukman6ddd9d82003-05-27 22:32:38 +0000[diff] [blame]135
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]136I(XORr , "xor", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
137I(XORi , "xor", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
138I(XORccr , "xorcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
139I(XORcci , "xorcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
140I(XNORr , "xnor", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
141I(XNORi , "xnor", 3, 2, B12, true , 0, 1, SPARC_IEUN, 0)
142I(XNORccr, "xnorcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
143I(XNORcci, "xnorcc", 4, 2, B12, true , 0, 1, SPARC_IEU1, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]144
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]145// Shift operations
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]146I(SLLr5 , "sll", 3, 2, B5, true , 0, 1, SPARC_IEU0, 0)
147I(SLLi5 , "sll", 3, 2, B5, true , 0, 1, SPARC_IEU0, 0)
148I(SRLr5 , "srl", 3, 2, B5, true , 0, 1, SPARC_IEU0, 0)
149I(SRLi5 , "srl", 3, 2, B5, true , 0, 1, SPARC_IEU0, 0)
150I(SRAr5 , "sra", 3, 2, B5, true , 0, 1, SPARC_IEU0, 0)
151I(SRAi5 , "sra", 3, 2, B5, true , 0, 1, SPARC_IEU0, 0)
152I(SLLXr6, "sllx", 3, 2, B6, true , 0, 1, SPARC_IEU0, 0)
153I(SLLXi6, "sllx", 3, 2, B6, true , 0, 1, SPARC_IEU0, 0)
154I(SRLXr6, "srlx", 3, 2, B6, true , 0, 1, SPARC_IEU0, 0)
155I(SRLXi6, "srlx", 3, 2, B6, true , 0, 1, SPARC_IEU0, 0)
156I(SRAXr6, "srax", 3, 2, B6, true , 0, 1, SPARC_IEU0, 0)
157I(SRAXi6, "srax", 3, 2, B6, true , 0, 1, SPARC_IEU0, 0)
Misha Brukman6ddd9d82003-05-27 22:32:38 +0000[diff] [blame]158
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]159// Floating point move, negate, and abs instructions
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]160I(FMOVS, "fmovs", 2, 1, 0, false, 0, 1, SPARC_FPA, 0)
161I(FMOVD, "fmovd", 2, 1, 0, false, 0, 1, SPARC_FPA, 0)
162//I(FMOVQ, "fmovq", 2, 1, 0, false, 0, ?, SPARC_FPA, 0)
163I(FNEGS, "fnegs", 2, 1, 0, false, 0, 1, SPARC_FPA, 0)
164I(FNEGD, "fnegd", 2, 1, 0, false, 0, 1, SPARC_FPA, 0)
165//I(FNEGQ, "fnegq", 2, 1, 0, false, 0, ?, SPARC_FPA, 0)
166I(FABSS, "fabss", 2, 1, 0, false, 0, 1, SPARC_FPA, 0)
167I(FABSD, "fabsd", 2, 1, 0, false, 0, 1, SPARC_FPA, 0)
168//I(FABSQ, "fabsq", 2, 1, 0, false, 0, ?, SPARC_FPA, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]169
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]170// Convert from floating point to floating point formats
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]171I(FSTOD, "fstod", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
172I(FSTOQ, "fstoq", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
173I(FDTOS, "fdtos", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
174I(FDTOQ, "fdtoq", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
175I(FQTOS, "fqtos", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
176I(FQTOD, "fqtod", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]177
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]178// Convert from floating point to integer formats.
179// Note that this accesses both integer and floating point registers.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]180I(FSTOX, "fstox", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
181I(FDTOX, "fdtox", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
182I(FQTOX, "fqtox", 2, 1, 0, false, 0, 2, SPARC_FPA, 0)
183I(FSTOI, "fstoi", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
184I(FDTOI, "fdtoi", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
185I(FQTOI, "fqtoi", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]186
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]187// Convert from integer to floating point formats
188// Note that this accesses both integer and floating point registers.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]189I(FXTOS, "fxtos", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
190I(FXTOD, "fxtod", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
191I(FXTOQ, "fxtoq", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
192I(FITOS, "fitos", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
193I(FITOD, "fitod", 2, 1, 0, false, 0, 3, SPARC_FPA, 0)
194I(FITOQ, "fitoq", 2, 1, 0, false, 0, 0, SPARC_FPA, 0)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]195
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]196// Branch on integer comparison with zero.
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]197// Latency excludes the delay slot since it can be issued in same cycle.
Brian Gaeke90c5bbe2004-07-02 04:57:37 +0000[diff] [blame]198I(BRZ , "brz", 2, -1, B15, true , 1, 1, SPARC_CTI, BRANCHFLAGS)
199I(BRLEZ, "brlez", 2, -1, B15, true , 1, 1, SPARC_CTI, BRANCHFLAGS)
200I(BRLZ , "brlz", 2, -1, B15, true , 1, 1, SPARC_CTI, BRANCHFLAGS)
201I(BRNZ , "brnz", 2, -1, B15, true , 1, 1, SPARC_CTI, BRANCHFLAGS)
202I(BRGZ , "brgz", 2, -1, B15, true , 1, 1, SPARC_CTI, BRANCHFLAGS)
203I(BRGEZ, "brgez", 2, -1, B15, true , 1, 1, SPARC_CTI, BRANCHFLAGS)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]204
205// Branch on integer condition code.
206// The first argument specifies the ICC register: %icc or %xcc
207// Latency includes the delay slot.
Brian Gaeke90c5bbe2004-07-02 04:57:37 +0000[diff] [blame]208I(BA , "ba", 1, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
209I(BN , "bn", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
210I(BNE , "bne", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
211I(BE , "be", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
212I(BG , "bg", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
213I(BLE , "ble", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
214I(BGE , "bge", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
215I(BL , "bl", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
216I(BGU , "bgu", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
217I(BLEU, "bleu", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
218I(BCC , "bcc", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
219I(BCS , "bcs", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
220I(BPOS, "bpos", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
221I(BNEG, "bneg", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
222I(BVC , "bvc", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
223I(BVS , "bvs", 2, -1, B21, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]224
225// Branch on floating point condition code.
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]226// The first argument is the FCCn register (0 <= n <= 3).
227// Latency includes the delay slot.
Brian Gaeke90c5bbe2004-07-02 04:57:37 +0000[diff] [blame]228I(FBA , "fba", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
229I(FBN , "fbn", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
230I(FBU , "fbu", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
231I(FBG , "fbg", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
232I(FBUG , "fbug", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
233I(FBL , "fbl", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
234I(FBUL , "fbul", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
235I(FBLG , "fblg", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
236I(FBNE , "fbne", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
237I(FBE , "fbe", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
238I(FBUE , "fbue", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
239I(FBGE , "fbge", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
240I(FBUGE, "fbuge", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
241I(FBLE , "fble", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
242I(FBULE, "fbule", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
243I(FBO , "fbo", 2, -1, B18, true , 1, 2, SPARC_CTI, M_CC_FLAG|BRANCHFLAGS)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]244
245// Conditional move on integer comparison with zero.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]246I(MOVRZr , "movrz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
247I(MOVRZi , "movrz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
248I(MOVRLEZr, "movrlez", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
249I(MOVRLEZi, "movrlez", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
250I(MOVRLZr , "movrlz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
251I(MOVRLZi , "movrlz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
252I(MOVRNZr , "movrnz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
253I(MOVRNZi , "movrnz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
254I(MOVRGZr , "movrgz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
255I(MOVRGZi , "movrgz", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
256I(MOVRGEZr, "movrgez", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
257I(MOVRGEZi, "movrgez", 3, 2, B12, true , 0, 2, SPARC_SINGLE, 0)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]258
259// Conditional move on integer condition code.
260// The first argument specifies the ICC register: %icc or %xcc
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]261I(MOVAr , "mova", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
262I(MOVAi , "mova", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
263I(MOVNr , "movn", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
264I(MOVNi , "movn", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
265I(MOVNEr , "movne", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
266I(MOVNEi , "movne", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
267I(MOVEr , "move", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
268I(MOVEi , "move", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
269I(MOVGr , "movg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
270I(MOVGi , "movg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
271I(MOVLEr , "movle", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
272I(MOVLEi , "movle", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
273I(MOVGEr , "movge", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
274I(MOVGEi , "movge", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
275I(MOVLr , "movl", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
276I(MOVLi , "movl", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
277I(MOVGUr , "movgu", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
278I(MOVGUi , "movgu", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
279I(MOVLEUr, "movleu", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
280I(MOVLEUi, "movleu", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
281I(MOVCCr , "movcc", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
282I(MOVCCi , "movcc", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
283I(MOVCSr , "movcs", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
284I(MOVCSi , "movcs", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
285I(MOVPOSr, "movpos", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
286I(MOVPOSi, "movpos", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
287I(MOVNEGr, "movneg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
288I(MOVNEGi, "movneg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
289I(MOVVCr , "movvc", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
290I(MOVVCi , "movvc", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
291I(MOVVSr , "movvs", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
292I(MOVVSi , "movvs", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]293
294// Conditional move (of integer register) on floating point condition code.
295// The first argument is the FCCn register (0 <= n <= 3).
296// Note that the enum name above is not the same as the assembly mnemonic
297// because some of the assembly mnemonics are the same as the move on
298// integer CC (e.g., MOVG), and we cannot have the same enum entry twice.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]299I(MOVFAr , "mova", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
300I(MOVFAi , "mova", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
301I(MOVFNr , "movn", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
302I(MOVFNi , "movn", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
303I(MOVFUr , "movu", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
304I(MOVFUi , "movu", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
305I(MOVFGr , "movg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
306I(MOVFGi , "movg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
307I(MOVFUGr , "movug", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
308I(MOVFUGi , "movug", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
309I(MOVFLr , "movl", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
310I(MOVFLi , "movl", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
311I(MOVFULr , "movul", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
312I(MOVFULi , "movul", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
313I(MOVFLGr , "movlg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
314I(MOVFLGi , "movlg", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
315I(MOVFNEr , "movne", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
316I(MOVFNEi , "movne", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
317I(MOVFEr , "move", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
318I(MOVFEi , "move", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
319I(MOVFUEr , "movue", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
320I(MOVFUEi , "movue", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
321I(MOVFGEr , "movge", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
322I(MOVFGEi , "movge", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
323I(MOVFUGEr, "movuge", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
324I(MOVFUGEi, "movuge", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
325I(MOVFLEr , "movle", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
326I(MOVFLEi , "movle", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
327I(MOVFULEr, "movule", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
328I(MOVFULEi, "movule", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
329I(MOVFOr , "movo", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
330I(MOVFOi , "movo", 3, 2, B12, true , 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]331
332// Conditional move of floating point register on each of the above:
333// i. on integer comparison with zero.
334// ii. on integer condition code
335// iii. on floating point condition code
336// Note that the same set is repeated for S,D,Q register classes.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]337I(FMOVRSZ ,"fmovrsz", 3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
338I(FMOVRSLEZ,"fmovrslez",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
339I(FMOVRSLZ ,"fmovrslz", 3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
340I(FMOVRSNZ ,"fmovrsnz", 3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
341I(FMOVRSGZ ,"fmovrsgz", 3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
342I(FMOVRSGEZ,"fmovrsgez",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]343
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]344I(FMOVSA , "fmovsa", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
345I(FMOVSN , "fmovsn", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
346I(FMOVSNE , "fmovsne", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
347I(FMOVSE , "fmovse", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
348I(FMOVSG , "fmovsg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
349I(FMOVSLE , "fmovsle", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
350I(FMOVSGE , "fmovsge", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
351I(FMOVSL , "fmovsl", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
352I(FMOVSGU , "fmovsgu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
353I(FMOVSLEU, "fmovsleu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
354I(FMOVSCC , "fmovscc", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
355I(FMOVSCS , "fmovscs", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
356I(FMOVSPOS, "fmovspos", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
357I(FMOVSNEG, "fmovsneg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
358I(FMOVSVC , "fmovsvc", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
359I(FMOVSVS , "fmovsvs", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]360
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]361I(FMOVSFA , "fmovsa", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
362I(FMOVSFN , "fmovsn", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
363I(FMOVSFU , "fmovsu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
364I(FMOVSFG , "fmovsg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
365I(FMOVSFUG , "fmovsug", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
366I(FMOVSFL , "fmovsl", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
367I(FMOVSFUL , "fmovsul", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
368I(FMOVSFLG , "fmovslg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
369I(FMOVSFNE , "fmovsne", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
370I(FMOVSFE , "fmovse", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
371I(FMOVSFUE , "fmovsue", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
372I(FMOVSFGE , "fmovsge", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
373I(FMOVSFUGE, "fmovsuge",3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
374I(FMOVSFLE , "fmovsle", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
375I(FMOVSFULE, "fmovslue",3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
376I(FMOVSFO , "fmovso", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]377
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]378I(FMOVRDZ , "fmovrdz", 3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
379I(FMOVRDLEZ, "fmovrdlez",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
380I(FMOVRDLZ , "fmovrdlz",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
381I(FMOVRDNZ , "fmovrdnz",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
382I(FMOVRDGZ , "fmovrdgz",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
383I(FMOVRDGEZ, "fmovrdgez",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]384
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]385I(FMOVDA , "fmovda", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
386I(FMOVDN , "fmovdn", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
387I(FMOVDNE , "fmovdne", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
388I(FMOVDE , "fmovde", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
389I(FMOVDG , "fmovdg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
390I(FMOVDLE , "fmovdle", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
391I(FMOVDGE , "fmovdge", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
392I(FMOVDL , "fmovdl", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
393I(FMOVDGU , "fmovdgu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
394I(FMOVDLEU, "fmovdleu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
395I(FMOVDCC , "fmovdcc", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
396I(FMOVDCS , "fmovdcs", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
397I(FMOVDPOS, "fmovdpos", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
398I(FMOVDNEG, "fmovdneg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
399I(FMOVDVC , "fmovdvc", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
400I(FMOVDVS , "fmovdvs", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]401
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]402I(FMOVDFA , "fmovda", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
403I(FMOVDFN , "fmovdn", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
404I(FMOVDFU , "fmovdu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
405I(FMOVDFG , "fmovdg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
406I(FMOVDFUG , "fmovdug", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
407I(FMOVDFL , "fmovdl", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
408I(FMOVDFUL , "fmovdul", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
409I(FMOVDFLG , "fmovdlg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
410I(FMOVDFNE , "fmovdne", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
411I(FMOVDFE , "fmovde", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
412I(FMOVDFUE , "fmovdue", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
413I(FMOVDFGE , "fmovdge", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
414I(FMOVDFUGE, "fmovduge",3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
415I(FMOVDFLE , "fmovdle", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
416I(FMOVDFULE, "fmovdule",3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
417I(FMOVDFO , "fmovdo", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]418
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]419I(FMOVRQZ , "fmovrqz", 3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
420I(FMOVRQLEZ, "fmovrqlez",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
421I(FMOVRQLZ , "fmovrqlz",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
422I(FMOVRQNZ , "fmovrqnz",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
423I(FMOVRQGZ , "fmovrqgz",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
424I(FMOVRQGEZ, "fmovrqgez",3, 2, 0, false, 0, 2, SPARC_SINGLE, 0)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]425
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]426I(FMOVQA , "fmovqa", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
427I(FMOVQN , "fmovqn", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
428I(FMOVQNE , "fmovqne", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
429I(FMOVQE , "fmovqe", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
430I(FMOVQG , "fmovqg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
431I(FMOVQLE , "fmovqle", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
432I(FMOVQGE , "fmovqge", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
433I(FMOVQL , "fmovql", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
434I(FMOVQGU , "fmovqgu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
435I(FMOVQLEU, "fmovqleu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
436I(FMOVQCC , "fmovqcc", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
437I(FMOVQCS , "fmovqcs", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
438I(FMOVQPOS, "fmovqpos", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
439I(FMOVQNEG, "fmovqneg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
440I(FMOVQVC , "fmovqvc", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
441I(FMOVQVS , "fmovqvs", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]442
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]443I(FMOVQFA , "fmovqa", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
444I(FMOVQFN , "fmovqn", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
445I(FMOVQFU , "fmovqu", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
446I(FMOVQFG , "fmovqg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
447I(FMOVQFUG , "fmovqug", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
448I(FMOVQFL , "fmovql", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
449I(FMOVQFUL , "fmovqul", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
450I(FMOVQFLG , "fmovqlg", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
451I(FMOVQFNE , "fmovqne", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
452I(FMOVQFE , "fmovqe", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
453I(FMOVQFUE , "fmovque", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
454I(FMOVQFGE , "fmovqge", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
455I(FMOVQFUGE, "fmovquge",3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
456I(FMOVQFLE , "fmovqle", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
457I(FMOVQFULE, "fmovqule",3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG )
458I(FMOVQFO , "fmovqo", 3, 2, 0, false, 0, 2, SPARC_SINGLE, M_CC_FLAG)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]459
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]460// Load integer instructions
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]461// Latency includes 1 cycle for address generation (Sparc IIi),
462// plus 3 cycles assumed for average miss penalty (bias towards L1 hits).
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]463// Signed loads of less than 64 bits need an extra cycle for sign-extension.
464//
465// Not reflected here: After a 3-cycle loads, all subsequent consecutive
466// loads also require 3 cycles to avoid contention for the load return
467// stage. Latency returns to 2 cycles after the first cycle with no load.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]468I(LDSBr, "ldsb", 3, 2, B12, true , 0, 6, SPARC_LD, M_LOAD_FLAG)
469I(LDSBi, "ldsb", 3, 2, B12, true , 0, 6, SPARC_LD, M_LOAD_FLAG)
470I(LDSHr, "ldsh", 3, 2, B12, true , 0, 6, SPARC_LD, M_LOAD_FLAG)
471I(LDSHi, "ldsh", 3, 2, B12, true , 0, 6, SPARC_LD, M_LOAD_FLAG)
472I(LDSWr, "ldsw", 3, 2, B12, true , 0, 6, SPARC_LD, M_LOAD_FLAG)
473I(LDSWi, "ldsw", 3, 2, B12, true , 0, 6, SPARC_LD, M_LOAD_FLAG)
474I(LDUBr, "ldub", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
475I(LDUBi, "ldub", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
476I(LDUHr, "lduh", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
477I(LDUHi, "lduh", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
478I(LDUWr, "lduw", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
479I(LDUWi, "lduw", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
480I(LDXr , "ldx" , 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
481I(LDXi , "ldx" , 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]482
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]483// Load floating-point instructions
484// Latency includes 1 cycle for address generation (Sparc IIi)
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]485I(LDFr , "ld", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
486I(LDFi , "ld", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
487I(LDDFr, "ldd", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
488I(LDDFi, "ldd", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
489I(LDQFr, "ldq", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
490I(LDQFi, "ldq", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
491I(LDFSRr, "ld", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
492I(LDFSRi, "ld", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
493I(LDXFSRr, "ldx", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
494I(LDXFSRi, "ldx", 3, 2, B12, true , 0, 5, SPARC_LD, M_LOAD_FLAG)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]495
496// Store integer instructions.
497// Requires 1 cycle for address generation (Sparc IIi).
498// Default latency is 0 because value is not explicitly used.
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]499I(STBr, "stb", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
500I(STBi, "stb", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
501I(STHr, "sth", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
502I(STHi, "sth", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
503I(STWr, "stw", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
504I(STWi, "stw", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
505I(STXr, "stx", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
506I(STXi, "stx", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]507
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]508// Store floating-point instructions (Sparc IIi)
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]509I(STFr, "st", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
510I(STFi, "st", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
511I(STDFr, "std", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
512I(STDFi, "std", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
513I(STFSRr, "st", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
514I(STFSRi, "st", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
515I(STXFSRr, "stx", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
516I(STXFSRi, "stx", 3, -1, B12, true , 0, 0, SPARC_ST, M_STORE_FLAG)
Vikram S. Adve585612e2002-03-24 03:33:53 +0000[diff] [blame]517
Vikram S. Adveac670062002-09-28 17:00:15 +0000[diff] [blame]518// Call, Return and "Jump and link". Operand (2) for JMPL is marked as
519// a "result" because JMPL stores the return address for the call in it.
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]520// Latency includes the delay slot.
Brian Gaeke90c5bbe2004-07-02 04:57:37 +0000[diff] [blame]521I(CALL, "call", 1, -1, B29, true , 1, 2, SPARC_CTI, M_CALL_FLAG)
522I(JMPLCALLr, "jmpl", 3, 2, B12, true , 1, 2, SPARC_CTI, M_CALL_FLAG)
523I(JMPLCALLi, "jmpl", 3, 2, B12, true , 1, 2, SPARC_CTI, M_CALL_FLAG)
524I(JMPLRETr, "jmpl", 3, 2, B12, true , 1, 2, SPARC_CTI, RETFLAGS)
525I(JMPLRETi, "jmpl", 3, 2, B12, true , 1, 2, SPARC_CTI, RETFLAGS)
Vikram S. Adveb7f06f42001-11-04 19:34:49 +0000[diff] [blame]526
Vikram S. Adve1d86cc02001-10-22 13:32:55 +0000[diff] [blame]527// SAVE and restore instructions
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]528I(SAVEr, "save", 3, 2, B12, true , 0, 1, SPARC_SINGLE, 0)
529I(SAVEi, "save", 3, 2, B12, true , 0, 1, SPARC_SINGLE, 0)
530I(RESTOREr, "restore", 3, 2, B12, true , 0, 1, SPARC_SINGLE, 0)
531I(RESTOREi, "restore", 3, 2, B12, true , 0, 1, SPARC_SINGLE, 0)
Vikram S. Adve1d86cc02001-10-22 13:32:55 +0000[diff] [blame]532
Ruchira Sasanka3839e6e2001-11-03 19:59:59 +0000[diff] [blame]533// Read and Write CCR register from/to an int reg
Chris Lattner07559122004-02-29 05:58:30 +0000[diff] [blame]534I(RDCCR, "rd", 2, 1, 0, false, 0, 1, SPARC_SINGLE, M_CC_FLAG)
535I(WRCCRr, "wr", 3, 2, 0, false, 0, 1, SPARC_SINGLE, M_CC_FLAG)
536I(WRCCRi, "wr", 3, 2, 0, false, 0, 1, SPARC_SINGLE, M_CC_FLAG)
Ruchira Sasanka3839e6e2001-11-03 19:59:59 +0000[diff] [blame]537
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]538// Synthetic phi operation for near-SSA form of machine code
539// Number of operands is variable, indicated by -1. Result is the first op.
Tanya Lattnerf048bfd2004-03-01 15:05:17 +0000[diff] [blame]540I(PHI, "<phi>", -1, 0, 0, false, 0, 0, SPARC_NONE, M_DUMMY_PHI_FLAG)
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]541
542
543#undef B5
544#undef B6
545#undef B12
546#undef B15
547#undef B18
548#undef B21
549#undef B22
550#undef B29
551
Brian Gaeke90c5bbe2004-07-02 04:57:37 +0000[diff] [blame]552#undef BRANCHFLAGS
553#undef RETFLAGS
554
Chris Lattner9a3d63b2001-09-19 15:56:23 +0000[diff] [blame]555#undef I