blob: 516ddf18c446d0167c85575d621e000c71bc196b [file] [log] [blame]
Jim Grosbach31c24bf2009-11-07 22:00:39 +00001//===- Thumb1InstrInfo.h - Thumb-1 Instruction Information ------*- C++ -*-===//
David Goodwinb50ea5c2009-07-02 22:18:33 +00002//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the Thumb-1 implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef THUMB1INSTRUCTIONINFO_H
15#define THUMB1INSTRUCTIONINFO_H
16
17#include "llvm/Target/TargetInstrInfo.h"
18#include "ARM.h"
19#include "ARMInstrInfo.h"
20#include "Thumb1RegisterInfo.h"
21
22namespace llvm {
23 class ARMSubtarget;
24
25class Thumb1InstrInfo : public ARMBaseInstrInfo {
26 Thumb1RegisterInfo RI;
27public:
28 explicit Thumb1InstrInfo(const ARMSubtarget &STI);
29
David Goodwin334c2642009-07-08 16:09:28 +000030 // Return the non-pre/post incrementing version of 'Opc'. Return 0
31 // if there is not such an opcode.
32 unsigned getUnindexedOpcode(unsigned Opc) const;
33
David Goodwinb50ea5c2009-07-02 22:18:33 +000034 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
35 /// such, whenever a client has an instance of instruction info, it should
36 /// always be able to get register info as well (through this method).
37 ///
38 const Thumb1RegisterInfo &getRegisterInfo() const { return RI; }
39
40 bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
41 MachineBasicBlock::iterator MI,
42 const std::vector<CalleeSavedInfo> &CSI) const;
43 bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
44 MachineBasicBlock::iterator MI,
45 const std::vector<CalleeSavedInfo> &CSI) const;
46
David Goodwinb50ea5c2009-07-02 22:18:33 +000047 bool copyRegToReg(MachineBasicBlock &MBB,
48 MachineBasicBlock::iterator I,
49 unsigned DestReg, unsigned SrcReg,
50 const TargetRegisterClass *DestRC,
51 const TargetRegisterClass *SrcRC) const;
52 void storeRegToStackSlot(MachineBasicBlock &MBB,
53 MachineBasicBlock::iterator MBBI,
54 unsigned SrcReg, bool isKill, int FrameIndex,
55 const TargetRegisterClass *RC) const;
56
David Goodwinb50ea5c2009-07-02 22:18:33 +000057 void loadRegFromStackSlot(MachineBasicBlock &MBB,
58 MachineBasicBlock::iterator MBBI,
59 unsigned DestReg, int FrameIndex,
60 const TargetRegisterClass *RC) const;
61
David Goodwinb50ea5c2009-07-02 22:18:33 +000062 bool canFoldMemoryOperand(const MachineInstr *MI,
63 const SmallVectorImpl<unsigned> &Ops) const;
64
65 MachineInstr* foldMemoryOperandImpl(MachineFunction &MF,
66 MachineInstr* MI,
67 const SmallVectorImpl<unsigned> &Ops,
68 int FrameIndex) const;
Jim Grosbach764ab522009-08-11 15:33:49 +000069
David Goodwinb50ea5c2009-07-02 22:18:33 +000070 MachineInstr* foldMemoryOperandImpl(MachineFunction &MF,
71 MachineInstr* MI,
72 const SmallVectorImpl<unsigned> &Ops,
73 MachineInstr* LoadMI) const {
74 return 0;
75 }
David Goodwinb50ea5c2009-07-02 22:18:33 +000076};
77}
78
79#endif // THUMB1INSTRUCTIONINFO_H