blob: 5437c1dda1059aeac6a16865bc871d69fc7ef72f [file] [log] [blame]
Rafael Espindola7bc59bc2006-05-14 22:18:28 +00001//===- ARMInstrInfo.cpp - ARM Instruction Information -----------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by the "Instituto Nokia de Tecnologia" and
6// is distributed under the University of Illinois Open Source
7// License. See LICENSE.TXT for details.
8//
9//===----------------------------------------------------------------------===//
10//
11// This file contains the ARM implementation of the TargetInstrInfo class.
12//
13//===----------------------------------------------------------------------===//
14
15#include "ARMInstrInfo.h"
16#include "ARM.h"
17#include "llvm/CodeGen/MachineInstrBuilder.h"
18#include "ARMGenInstrInfo.inc"
19using namespace llvm;
20
21ARMInstrInfo::ARMInstrInfo()
22 : TargetInstrInfo(ARMInsts, sizeof(ARMInsts)/sizeof(ARMInsts[0])) {
23}
24
25/// Return true if the instruction is a register to register move and
26/// leave the source and dest operands in the passed parameters.
27///
28bool ARMInstrInfo::isMoveInstr(const MachineInstr &MI,
29 unsigned &SrcReg, unsigned &DstReg) const {
Rafael Espindola49e44152006-06-27 21:52:45 +000030 MachineOpCode oc = MI.getOpcode();
31 switch (oc) {
32 default:
33 return false;
34 case ARM::movrr:
35 assert(MI.getNumOperands() == 2 &&
36 MI.getOperand(0).isRegister() &&
37 MI.getOperand(1).isRegister() &&
38 "Invalid ARM MOV instruction");
39 SrcReg = MI.getOperand(1).getReg();;
40 DstReg = MI.getOperand(0).getReg();;
41 return true;
42 }
Rafael Espindola7bc59bc2006-05-14 22:18:28 +000043}