blob: e4841c36798bd758d9a037f8d89de467047d88ae [file] [log] [blame]
Viresh KUMAR4a370272010-08-04 11:44:14 +05301/*
2 * drivers/char/watchdog/sp805-wdt.c
3 *
4 * Watchdog driver for ARM SP805 watchdog module
5 *
6 * Copyright (C) 2010 ST Microelectronics
Viresh Kumar10d89352012-06-20 12:53:02 -07007 * Viresh Kumar <viresh.linux@gmail.com>
Viresh KUMAR4a370272010-08-04 11:44:14 +05308 *
9 * This file is licensed under the terms of the GNU General Public
10 * License version 2 or later. This program is licensed "as is" without any
11 * warranty of any kind, whether express or implied.
12 */
13
14#include <linux/device.h>
15#include <linux/resource.h>
16#include <linux/amba/bus.h>
17#include <linux/bitops.h>
18#include <linux/clk.h>
Viresh KUMAR4a370272010-08-04 11:44:14 +053019#include <linux/init.h>
20#include <linux/io.h>
21#include <linux/ioport.h>
22#include <linux/kernel.h>
23#include <linux/math64.h>
Viresh KUMAR4a370272010-08-04 11:44:14 +053024#include <linux/module.h>
25#include <linux/moduleparam.h>
Viresh Kumar16ac4ab2012-02-24 15:12:37 +053026#include <linux/pm.h>
Viresh KUMAR4a370272010-08-04 11:44:14 +053027#include <linux/slab.h>
28#include <linux/spinlock.h>
29#include <linux/types.h>
Viresh KUMAR4a370272010-08-04 11:44:14 +053030#include <linux/watchdog.h>
31
32/* default timeout in seconds */
33#define DEFAULT_TIMEOUT 60
34
35#define MODULE_NAME "sp805-wdt"
36
37/* watchdog register offsets and masks */
38#define WDTLOAD 0x000
39 #define LOAD_MIN 0x00000001
40 #define LOAD_MAX 0xFFFFFFFF
41#define WDTVALUE 0x004
42#define WDTCONTROL 0x008
43 /* control register masks */
44 #define INT_ENABLE (1 << 0)
45 #define RESET_ENABLE (1 << 1)
46#define WDTINTCLR 0x00C
47#define WDTRIS 0x010
48#define WDTMIS 0x014
49 #define INT_MASK (1 << 0)
50#define WDTLOCK 0xC00
51 #define UNLOCK 0x1ACCE551
52 #define LOCK 0x00000001
53
54/**
55 * struct sp805_wdt: sp805 wdt device structure
Viresh Kumar4a516532012-03-12 09:52:16 +053056 * @wdd: instance of struct watchdog_device
Viresh Kumarbfae14b2012-03-12 09:52:13 +053057 * @lock: spin lock protecting dev structure and io access
58 * @base: base address of wdt
59 * @clk: clock structure of wdt
60 * @adev: amba device structure of wdt
61 * @status: current status of wdt
62 * @load_val: load value to be set for current timeout
63 * @timeout: current programmed timeout
Viresh KUMAR4a370272010-08-04 11:44:14 +053064 */
65struct sp805_wdt {
Viresh Kumar4a516532012-03-12 09:52:16 +053066 struct watchdog_device wdd;
Viresh KUMAR4a370272010-08-04 11:44:14 +053067 spinlock_t lock;
68 void __iomem *base;
69 struct clk *clk;
70 struct amba_device *adev;
Viresh KUMAR4a370272010-08-04 11:44:14 +053071 unsigned int load_val;
72 unsigned int timeout;
73};
74
Wim Van Sebroeck86a1e182012-03-05 16:51:11 +010075static bool nowayout = WATCHDOG_NOWAYOUT;
Viresh Kumar4a516532012-03-12 09:52:16 +053076module_param(nowayout, bool, 0);
77MODULE_PARM_DESC(nowayout,
78 "Set to 1 to keep watchdog running after device release");
Viresh KUMAR4a370272010-08-04 11:44:14 +053079
80/* This routine finds load value that will reset system in required timout */
Viresh Kumar4a516532012-03-12 09:52:16 +053081static int wdt_setload(struct watchdog_device *wdd, unsigned int timeout)
Viresh KUMAR4a370272010-08-04 11:44:14 +053082{
Viresh Kumar4a516532012-03-12 09:52:16 +053083 struct sp805_wdt *wdt = watchdog_get_drvdata(wdd);
Viresh KUMAR4a370272010-08-04 11:44:14 +053084 u64 load, rate;
85
86 rate = clk_get_rate(wdt->clk);
87
88 /*
89 * sp805 runs counter with given value twice, after the end of first
90 * counter it gives an interrupt and then starts counter again. If
Lucas De Marchi25985ed2011-03-30 22:57:33 -030091 * interrupt already occurred then it resets the system. This is why
Viresh KUMAR4a370272010-08-04 11:44:14 +053092 * load is half of what should be required.
93 */
94 load = div_u64(rate, 2) * timeout - 1;
95
96 load = (load > LOAD_MAX) ? LOAD_MAX : load;
97 load = (load < LOAD_MIN) ? LOAD_MIN : load;
98
99 spin_lock(&wdt->lock);
100 wdt->load_val = load;
101 /* roundup timeout to closest positive integer value */
102 wdt->timeout = div_u64((load + 1) * 2 + (rate / 2), rate);
103 spin_unlock(&wdt->lock);
Viresh Kumar4a516532012-03-12 09:52:16 +0530104
105 return 0;
Viresh KUMAR4a370272010-08-04 11:44:14 +0530106}
107
108/* returns number of seconds left for reset to occur */
Viresh Kumar4a516532012-03-12 09:52:16 +0530109static unsigned int wdt_timeleft(struct watchdog_device *wdd)
Viresh KUMAR4a370272010-08-04 11:44:14 +0530110{
Viresh Kumar4a516532012-03-12 09:52:16 +0530111 struct sp805_wdt *wdt = watchdog_get_drvdata(wdd);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530112 u64 load, rate;
113
114 rate = clk_get_rate(wdt->clk);
115
116 spin_lock(&wdt->lock);
Viresh Kumard2e89192012-03-12 09:52:14 +0530117 load = readl_relaxed(wdt->base + WDTVALUE);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530118
119 /*If the interrupt is inactive then time left is WDTValue + WDTLoad. */
Viresh Kumard2e89192012-03-12 09:52:14 +0530120 if (!(readl_relaxed(wdt->base + WDTRIS) & INT_MASK))
Viresh KUMAR4a370272010-08-04 11:44:14 +0530121 load += wdt->load_val + 1;
122 spin_unlock(&wdt->lock);
123
124 return div_u64(load, rate);
125}
126
Viresh Kumar4a516532012-03-12 09:52:16 +0530127static int wdt_config(struct watchdog_device *wdd, bool ping)
Viresh KUMAR4a370272010-08-04 11:44:14 +0530128{
Viresh Kumar4a516532012-03-12 09:52:16 +0530129 struct sp805_wdt *wdt = watchdog_get_drvdata(wdd);
130 int ret;
131
132 if (!ping) {
Viresh Kumard9df0ef2012-03-12 09:52:17 +0530133 ret = clk_prepare(wdt->clk);
134 if (ret) {
135 dev_err(&wdt->adev->dev, "clock prepare fail");
136 return ret;
137 }
138
Viresh Kumar4a516532012-03-12 09:52:16 +0530139 ret = clk_enable(wdt->clk);
140 if (ret) {
141 dev_err(&wdt->adev->dev, "clock enable fail");
Viresh Kumard9df0ef2012-03-12 09:52:17 +0530142 clk_unprepare(wdt->clk);
Viresh Kumar4a516532012-03-12 09:52:16 +0530143 return ret;
144 }
145 }
146
Viresh KUMAR4a370272010-08-04 11:44:14 +0530147 spin_lock(&wdt->lock);
148
Viresh Kumard2e89192012-03-12 09:52:14 +0530149 writel_relaxed(UNLOCK, wdt->base + WDTLOCK);
150 writel_relaxed(wdt->load_val, wdt->base + WDTLOAD);
Viresh Kumar4a516532012-03-12 09:52:16 +0530151
152 if (!ping) {
153 writel_relaxed(INT_MASK, wdt->base + WDTINTCLR);
154 writel_relaxed(INT_ENABLE | RESET_ENABLE, wdt->base +
155 WDTCONTROL);
156 }
157
Viresh Kumard2e89192012-03-12 09:52:14 +0530158 writel_relaxed(LOCK, wdt->base + WDTLOCK);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530159
Nick Bowler081d83a2011-07-15 11:04:02 -0400160 /* Flush posted writes. */
Viresh Kumard2e89192012-03-12 09:52:14 +0530161 readl_relaxed(wdt->base + WDTLOCK);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530162 spin_unlock(&wdt->lock);
Viresh Kumar4a516532012-03-12 09:52:16 +0530163
164 return 0;
165}
166
167static int wdt_ping(struct watchdog_device *wdd)
168{
169 return wdt_config(wdd, true);
170}
171
172/* enables watchdog timers reset */
173static int wdt_enable(struct watchdog_device *wdd)
174{
175 return wdt_config(wdd, false);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530176}
177
178/* disables watchdog timers reset */
Viresh Kumar4a516532012-03-12 09:52:16 +0530179static int wdt_disable(struct watchdog_device *wdd)
Viresh KUMAR4a370272010-08-04 11:44:14 +0530180{
Viresh Kumar4a516532012-03-12 09:52:16 +0530181 struct sp805_wdt *wdt = watchdog_get_drvdata(wdd);
182
Viresh KUMAR4a370272010-08-04 11:44:14 +0530183 spin_lock(&wdt->lock);
184
Viresh Kumard2e89192012-03-12 09:52:14 +0530185 writel_relaxed(UNLOCK, wdt->base + WDTLOCK);
186 writel_relaxed(0, wdt->base + WDTCONTROL);
187 writel_relaxed(LOCK, wdt->base + WDTLOCK);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530188
Nick Bowler081d83a2011-07-15 11:04:02 -0400189 /* Flush posted writes. */
Viresh Kumard2e89192012-03-12 09:52:14 +0530190 readl_relaxed(wdt->base + WDTLOCK);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530191 spin_unlock(&wdt->lock);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530192
Viresh KUMAR4a370272010-08-04 11:44:14 +0530193 clk_disable(wdt->clk);
Viresh Kumard9df0ef2012-03-12 09:52:17 +0530194 clk_unprepare(wdt->clk);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530195
196 return 0;
197}
198
Viresh Kumar4a516532012-03-12 09:52:16 +0530199static const struct watchdog_info wdt_info = {
200 .options = WDIOF_MAGICCLOSE | WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING,
201 .identity = MODULE_NAME,
Viresh KUMAR4a370272010-08-04 11:44:14 +0530202};
203
Viresh Kumar4a516532012-03-12 09:52:16 +0530204static const struct watchdog_ops wdt_ops = {
205 .owner = THIS_MODULE,
206 .start = wdt_enable,
207 .stop = wdt_disable,
208 .ping = wdt_ping,
209 .set_timeout = wdt_setload,
210 .get_timeleft = wdt_timeleft,
Viresh KUMAR4a370272010-08-04 11:44:14 +0530211};
212
213static int __devinit
Russell Kingaa25afa2011-02-19 15:55:00 +0000214sp805_wdt_probe(struct amba_device *adev, const struct amba_id *id)
Viresh KUMAR4a370272010-08-04 11:44:14 +0530215{
Viresh Kumar4a516532012-03-12 09:52:16 +0530216 struct sp805_wdt *wdt;
Viresh KUMAR4a370272010-08-04 11:44:14 +0530217 int ret = 0;
218
Viresh Kumarfb35a5a2012-03-12 09:52:15 +0530219 if (!devm_request_mem_region(&adev->dev, adev->res.start,
220 resource_size(&adev->res), "sp805_wdt")) {
Viresh KUMAR4a370272010-08-04 11:44:14 +0530221 dev_warn(&adev->dev, "Failed to get memory region resource\n");
222 ret = -ENOENT;
223 goto err;
224 }
225
Viresh Kumarfb35a5a2012-03-12 09:52:15 +0530226 wdt = devm_kzalloc(&adev->dev, sizeof(*wdt), GFP_KERNEL);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530227 if (!wdt) {
228 dev_warn(&adev->dev, "Kzalloc failed\n");
229 ret = -ENOMEM;
Viresh Kumarfb35a5a2012-03-12 09:52:15 +0530230 goto err;
231 }
232
233 wdt->base = devm_ioremap(&adev->dev, adev->res.start,
234 resource_size(&adev->res));
235 if (!wdt->base) {
236 ret = -ENOMEM;
237 dev_warn(&adev->dev, "ioremap fail\n");
238 goto err;
Viresh KUMAR4a370272010-08-04 11:44:14 +0530239 }
240
241 wdt->clk = clk_get(&adev->dev, NULL);
242 if (IS_ERR(wdt->clk)) {
243 dev_warn(&adev->dev, "Clock not found\n");
244 ret = PTR_ERR(wdt->clk);
Viresh Kumarfb35a5a2012-03-12 09:52:15 +0530245 goto err;
Viresh KUMAR4a370272010-08-04 11:44:14 +0530246 }
247
248 wdt->adev = adev;
Viresh Kumar4a516532012-03-12 09:52:16 +0530249 wdt->wdd.info = &wdt_info;
250 wdt->wdd.ops = &wdt_ops;
Viresh KUMAR4a370272010-08-04 11:44:14 +0530251
Viresh Kumar4a516532012-03-12 09:52:16 +0530252 spin_lock_init(&wdt->lock);
253 watchdog_set_nowayout(&wdt->wdd, nowayout);
254 watchdog_set_drvdata(&wdt->wdd, wdt);
255 wdt_setload(&wdt->wdd, DEFAULT_TIMEOUT);
256
257 ret = watchdog_register_device(&wdt->wdd);
258 if (ret) {
259 dev_err(&adev->dev, "watchdog_register_device() failed: %d\n",
260 ret);
261 goto err_register;
Viresh KUMAR4a370272010-08-04 11:44:14 +0530262 }
Viresh Kumar4a516532012-03-12 09:52:16 +0530263 amba_set_drvdata(adev, wdt);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530264
265 dev_info(&adev->dev, "registration successful\n");
266 return 0;
267
Viresh Kumar4a516532012-03-12 09:52:16 +0530268err_register:
Viresh KUMAR4a370272010-08-04 11:44:14 +0530269 clk_put(wdt->clk);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530270err:
271 dev_err(&adev->dev, "Probe Failed!!!\n");
272 return ret;
273}
274
275static int __devexit sp805_wdt_remove(struct amba_device *adev)
276{
Viresh Kumar4a516532012-03-12 09:52:16 +0530277 struct sp805_wdt *wdt = amba_get_drvdata(adev);
278
279 watchdog_unregister_device(&wdt->wdd);
280 amba_set_drvdata(adev, NULL);
281 watchdog_set_drvdata(&wdt->wdd, NULL);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530282 clk_put(wdt->clk);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530283
284 return 0;
285}
286
Viresh Kumar16ac4ab2012-02-24 15:12:37 +0530287#ifdef CONFIG_PM
288static int sp805_wdt_suspend(struct device *dev)
289{
Viresh Kumar4a516532012-03-12 09:52:16 +0530290 struct sp805_wdt *wdt = dev_get_drvdata(dev);
291
292 if (watchdog_active(&wdt->wdd))
293 return wdt_disable(&wdt->wdd);
Viresh Kumar16ac4ab2012-02-24 15:12:37 +0530294
295 return 0;
296}
297
298static int sp805_wdt_resume(struct device *dev)
299{
Viresh Kumar4a516532012-03-12 09:52:16 +0530300 struct sp805_wdt *wdt = dev_get_drvdata(dev);
Viresh Kumar16ac4ab2012-02-24 15:12:37 +0530301
Viresh Kumar4a516532012-03-12 09:52:16 +0530302 if (watchdog_active(&wdt->wdd))
303 return wdt_enable(&wdt->wdd);
Viresh Kumar16ac4ab2012-02-24 15:12:37 +0530304
Viresh Kumar4a516532012-03-12 09:52:16 +0530305 return 0;
Viresh Kumar16ac4ab2012-02-24 15:12:37 +0530306}
307#endif /* CONFIG_PM */
308
309static SIMPLE_DEV_PM_OPS(sp805_wdt_dev_pm_ops, sp805_wdt_suspend,
310 sp805_wdt_resume);
311
Nick Bowlerbb558da2011-12-19 11:22:36 -0500312static struct amba_id sp805_wdt_ids[] = {
Viresh KUMAR4a370272010-08-04 11:44:14 +0530313 {
314 .id = 0x00141805,
315 .mask = 0x00ffffff,
316 },
317 { 0, 0 },
318};
319
Dave Martin17885b02011-10-05 15:15:23 +0100320MODULE_DEVICE_TABLE(amba, sp805_wdt_ids);
321
Viresh KUMAR4a370272010-08-04 11:44:14 +0530322static struct amba_driver sp805_wdt_driver = {
323 .drv = {
324 .name = MODULE_NAME,
Viresh Kumar16ac4ab2012-02-24 15:12:37 +0530325 .pm = &sp805_wdt_dev_pm_ops,
Viresh KUMAR4a370272010-08-04 11:44:14 +0530326 },
327 .id_table = sp805_wdt_ids,
328 .probe = sp805_wdt_probe,
329 .remove = __devexit_p(sp805_wdt_remove),
330};
331
viresh kumar9e5ed092012-03-15 10:40:38 +0100332module_amba_driver(sp805_wdt_driver);
Viresh KUMAR4a370272010-08-04 11:44:14 +0530333
Viresh Kumar10d89352012-06-20 12:53:02 -0700334MODULE_AUTHOR("Viresh Kumar <viresh.linux@gmail.com>");
Viresh KUMAR4a370272010-08-04 11:44:14 +0530335MODULE_DESCRIPTION("ARM SP805 Watchdog Driver");
336MODULE_LICENSE("GPL");