blob: 91b7c62324b502e55f532dd0a66b7bf02564790a [file] [log] [blame]
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -08001/*
2 * Arasan Secure Digital Host Controller Interface.
3 * Copyright (C) 2011 - 2012 Michal Simek <monstr@monstr.eu>
4 * Copyright (c) 2012 Wind River Systems, Inc.
5 * Copyright (C) 2013 Pengutronix e.K.
6 * Copyright (C) 2013 Xilinx Inc.
7 *
8 * Based on sdhci-of-esdhc.c
9 *
10 * Copyright (c) 2007 Freescale Semiconductor, Inc.
11 * Copyright (c) 2009 MontaVista Software, Inc.
12 *
13 * Authors: Xiaobo Xie <X.Xie@freescale.com>
14 * Anton Vorontsov <avorontsov@ru.mvista.com>
15 *
16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License as published by
18 * the Free Software Foundation; either version 2 of the License, or (at
19 * your option) any later version.
20 */
21
22#include <linux/module.h>
Suman Tripathi308f3f82015-05-04 19:09:51 +053023#include <linux/of_device.h>
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -080024#include "sdhci-pltfm.h"
25
26#define SDHCI_ARASAN_CLK_CTRL_OFFSET 0x2c
27
28#define CLK_CTRL_TIMEOUT_SHIFT 16
29#define CLK_CTRL_TIMEOUT_MASK (0xf << CLK_CTRL_TIMEOUT_SHIFT)
30#define CLK_CTRL_TIMEOUT_MIN_EXP 13
31
32/**
33 * struct sdhci_arasan_data
34 * @clk_ahb: Pointer to the AHB clock
35 */
36struct sdhci_arasan_data {
37 struct clk *clk_ahb;
38};
39
40static unsigned int sdhci_arasan_get_timeout_clock(struct sdhci_host *host)
41{
42 u32 div;
43 unsigned long freq;
44 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
45
46 div = readl(host->ioaddr + SDHCI_ARASAN_CLK_CTRL_OFFSET);
47 div = (div & CLK_CTRL_TIMEOUT_MASK) >> CLK_CTRL_TIMEOUT_SHIFT;
48
49 freq = clk_get_rate(pltfm_host->clk);
50 freq /= 1 << (CLK_CTRL_TIMEOUT_MIN_EXP + div);
51
52 return freq;
53}
54
55static struct sdhci_ops sdhci_arasan_ops = {
Russell King17710592014-04-25 12:58:55 +010056 .set_clock = sdhci_set_clock,
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -080057 .get_max_clock = sdhci_pltfm_clk_get_max_clock,
58 .get_timeout_clock = sdhci_arasan_get_timeout_clock,
Russell King2317f562014-04-25 12:57:07 +010059 .set_bus_width = sdhci_set_bus_width,
Russell King03231f92014-04-25 12:57:12 +010060 .reset = sdhci_reset,
Russell King96d7b782014-04-25 12:59:26 +010061 .set_uhs_signaling = sdhci_set_uhs_signaling,
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -080062};
63
64static struct sdhci_pltfm_data sdhci_arasan_pdata = {
65 .ops = &sdhci_arasan_ops,
Suneel Garapati2d532d42015-06-09 13:01:51 +053066 .quirks = SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN,
67 .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
68 SDHCI_QUIRK2_CLOCK_DIV_ZERO_BROKEN,
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -080069};
70
71#ifdef CONFIG_PM_SLEEP
72/**
73 * sdhci_arasan_suspend - Suspend method for the driver
74 * @dev: Address of the device structure
75 * Returns 0 on success and error value on error
76 *
77 * Put the device in a low power state.
78 */
79static int sdhci_arasan_suspend(struct device *dev)
80{
81 struct platform_device *pdev = to_platform_device(dev);
82 struct sdhci_host *host = platform_get_drvdata(pdev);
83 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
Jisheng Zhang89211412016-02-16 21:08:24 +080084 struct sdhci_arasan_data *sdhci_arasan = sdhci_pltfm_priv(pltfm_host);
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -080085 int ret;
86
87 ret = sdhci_suspend_host(host);
88 if (ret)
89 return ret;
90
91 clk_disable(pltfm_host->clk);
92 clk_disable(sdhci_arasan->clk_ahb);
93
94 return 0;
95}
96
97/**
98 * sdhci_arasan_resume - Resume method for the driver
99 * @dev: Address of the device structure
100 * Returns 0 on success and error value on error
101 *
102 * Resume operation after suspend
103 */
104static int sdhci_arasan_resume(struct device *dev)
105{
106 struct platform_device *pdev = to_platform_device(dev);
107 struct sdhci_host *host = platform_get_drvdata(pdev);
108 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
Jisheng Zhang89211412016-02-16 21:08:24 +0800109 struct sdhci_arasan_data *sdhci_arasan = sdhci_pltfm_priv(pltfm_host);
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800110 int ret;
111
112 ret = clk_enable(sdhci_arasan->clk_ahb);
113 if (ret) {
114 dev_err(dev, "Cannot enable AHB clock.\n");
115 return ret;
116 }
117
118 ret = clk_enable(pltfm_host->clk);
119 if (ret) {
120 dev_err(dev, "Cannot enable SD clock.\n");
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800121 return ret;
122 }
123
124 return sdhci_resume_host(host);
125}
126#endif /* ! CONFIG_PM_SLEEP */
127
128static SIMPLE_DEV_PM_OPS(sdhci_arasan_dev_pm_ops, sdhci_arasan_suspend,
129 sdhci_arasan_resume);
130
131static int sdhci_arasan_probe(struct platform_device *pdev)
132{
133 int ret;
134 struct clk *clk_xin;
135 struct sdhci_host *host;
136 struct sdhci_pltfm_host *pltfm_host;
137 struct sdhci_arasan_data *sdhci_arasan;
138
Jisheng Zhang89211412016-02-16 21:08:24 +0800139 host = sdhci_pltfm_init(pdev, &sdhci_arasan_pdata,
140 sizeof(*sdhci_arasan));
141 if (IS_ERR(host))
142 return PTR_ERR(host);
143
144 pltfm_host = sdhci_priv(host);
145 sdhci_arasan = sdhci_pltfm_priv(pltfm_host);
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800146
147 sdhci_arasan->clk_ahb = devm_clk_get(&pdev->dev, "clk_ahb");
148 if (IS_ERR(sdhci_arasan->clk_ahb)) {
149 dev_err(&pdev->dev, "clk_ahb clock not found.\n");
Shawn Lin278d0962016-03-07 23:39:08 +0800150 ret = PTR_ERR(sdhci_arasan->clk_ahb);
151 goto err_pltfm_free;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800152 }
153
154 clk_xin = devm_clk_get(&pdev->dev, "clk_xin");
155 if (IS_ERR(clk_xin)) {
156 dev_err(&pdev->dev, "clk_xin clock not found.\n");
Shawn Lin278d0962016-03-07 23:39:08 +0800157 ret = PTR_ERR(clk_xin);
158 goto err_pltfm_free;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800159 }
160
161 ret = clk_prepare_enable(sdhci_arasan->clk_ahb);
162 if (ret) {
163 dev_err(&pdev->dev, "Unable to enable AHB clock.\n");
Shawn Lin278d0962016-03-07 23:39:08 +0800164 goto err_pltfm_free;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800165 }
166
167 ret = clk_prepare_enable(clk_xin);
168 if (ret) {
169 dev_err(&pdev->dev, "Unable to enable SD clock.\n");
170 goto clk_dis_ahb;
171 }
172
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800173 sdhci_get_of_property(pdev);
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800174 pltfm_host->clk = clk_xin;
175
Michal Simek16b23782015-04-07 07:57:32 +0200176 ret = mmc_of_parse(host->mmc);
177 if (ret) {
178 dev_err(&pdev->dev, "parsing dt failed (%u)\n", ret);
179 goto clk_disable_all;
180 }
181
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800182 ret = sdhci_add_host(host);
Mike Looijmansb1df9de2014-10-28 08:53:21 +0100183 if (ret)
Shawn Lin278d0962016-03-07 23:39:08 +0800184 goto clk_disable_all;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800185
186 return 0;
187
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800188clk_disable_all:
189 clk_disable_unprepare(clk_xin);
190clk_dis_ahb:
191 clk_disable_unprepare(sdhci_arasan->clk_ahb);
Shawn Lin278d0962016-03-07 23:39:08 +0800192err_pltfm_free:
193 sdhci_pltfm_free(pdev);
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800194 return ret;
195}
196
197static int sdhci_arasan_remove(struct platform_device *pdev)
198{
Jisheng Zhang0c7fe322016-02-16 21:08:23 +0800199 int ret;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800200 struct sdhci_host *host = platform_get_drvdata(pdev);
201 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
Jisheng Zhang89211412016-02-16 21:08:24 +0800202 struct sdhci_arasan_data *sdhci_arasan = sdhci_pltfm_priv(pltfm_host);
203 struct clk *clk_ahb = sdhci_arasan->clk_ahb;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800204
Jisheng Zhang0c7fe322016-02-16 21:08:23 +0800205 ret = sdhci_pltfm_unregister(pdev);
206
Jisheng Zhang89211412016-02-16 21:08:24 +0800207 clk_disable_unprepare(clk_ahb);
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800208
Jisheng Zhang0c7fe322016-02-16 21:08:23 +0800209 return ret;
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800210}
211
212static const struct of_device_id sdhci_arasan_of_match[] = {
213 { .compatible = "arasan,sdhci-8.9a" },
Shawn Linda795ec2015-08-11 15:57:05 +0800214 { .compatible = "arasan,sdhci-5.1" },
Suman Tripathi308f3f82015-05-04 19:09:51 +0530215 { .compatible = "arasan,sdhci-4.9a" },
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800216 { }
217};
218MODULE_DEVICE_TABLE(of, sdhci_arasan_of_match);
219
220static struct platform_driver sdhci_arasan_driver = {
221 .driver = {
222 .name = "sdhci-arasan",
Soren Brinkmanne3ec3a32013-12-02 10:02:36 -0800223 .of_match_table = sdhci_arasan_of_match,
224 .pm = &sdhci_arasan_dev_pm_ops,
225 },
226 .probe = sdhci_arasan_probe,
227 .remove = sdhci_arasan_remove,
228};
229
230module_platform_driver(sdhci_arasan_driver);
231
232MODULE_DESCRIPTION("Driver for the Arasan SDHCI Controller");
233MODULE_AUTHOR("Soeren Brinkmann <soren.brinkmann@xilinx.com>");
234MODULE_LICENSE("GPL");