Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.19 / 2adcf194cbf3ec5181efa8e7af180e2c9f1a63e2 / . / arch / blackfin / mach-bf537 / Kconfig
blob: 08b2b343ccecdfd825de3e3b35faf6bc3f71072c [file] [log] [blame]
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]1if (BF537 || BF534 || BF536)
2
Mike Frysinger4f25eb82007-11-15 20:49:44 +0800[diff] [blame]3source "arch/blackfin/mach-bf537/boards/Kconfig"
4
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]5menu "BF537 Specific Configuration"
6
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]7comment "Interrupt Priority Assignment"
8menu "Priority"
9
10config IRQ_PLL_WAKEUP
11 int "IRQ_PLL_WAKEUP"
12 default 7
13config IRQ_DMA_ERROR
14 int "IRQ_DMA_ERROR Generic"
15 default 7
16config IRQ_ERROR
Michael Hennerich2adcf192010-05-21 13:20:38 +0000[diff] [blame^]17 int "IRQ_ERROR: PPI CAN MAC SPORT0 SPORT1 SPI UART0 UART1"
18 default 11
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]19config IRQ_RTC
20 int "IRQ_RTC"
21 default 8
22config IRQ_PPI
23 int "IRQ_PPI"
24 default 8
25config IRQ_SPORT0_RX
26 int "IRQ_SPORT0_RX"
27 default 9
28config IRQ_SPORT0_TX
29 int "IRQ_SPORT0_TX"
30 default 9
31config IRQ_SPORT1_RX
32 int "IRQ_SPORT1_RX"
33 default 9
34config IRQ_SPORT1_TX
35 int "IRQ_SPORT1_TX"
36 default 9
37config IRQ_TWI
38 int "IRQ_TWI"
39 default 10
40config IRQ_SPI
41 int "IRQ_SPI"
42 default 10
43config IRQ_UART0_RX
44 int "IRQ_UART0_RX"
45 default 10
46config IRQ_UART0_TX
47 int "IRQ_UART0_TX"
48 default 10
49config IRQ_UART1_RX
50 int "IRQ_UART1_RX"
51 default 10
52config IRQ_UART1_TX
53 int "IRQ_UART1_TX"
54 default 10
55config IRQ_CAN_RX
56 int "IRQ_CAN_RX"
57 default 11
58config IRQ_CAN_TX
59 int "IRQ_CAN_TX"
60 default 11
61config IRQ_MAC_RX
62 int "IRQ_MAC_RX"
63 default 11
64config IRQ_MAC_TX
65 int "IRQ_MAC_TX"
66 default 11
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]67config IRQ_TIMER0
68 int "IRQ_TIMER0"
Graf Yang1fa9be72009-05-15 11:01:59 +0000[diff] [blame]69 default 7 if TICKSOURCE_GPTMR0
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]70 default 8
71config IRQ_TIMER1
72 int "IRQ_TIMER1"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]73 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]74config IRQ_TIMER2
75 int "IRQ_TIMER2"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]76 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]77config IRQ_TIMER3
78 int "IRQ_TIMER3"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]79 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]80config IRQ_TIMER4
81 int "IRQ_TIMER4"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]82 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]83config IRQ_TIMER5
84 int "IRQ_TIMER5"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]85 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]86config IRQ_TIMER6
87 int "IRQ_TIMER6"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]88 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]89config IRQ_TIMER7
90 int "IRQ_TIMER7"
Bryan Wu1394f032007-05-06 14:50:22 -0700[diff] [blame]91 default 12
92config IRQ_PROG_INTA
93 int "IRQ_PROG_INTA"
94 default 12
95config IRQ_PORTG_INTB
96 int "IRQ_PORTG_INTB"
97 default 12
98config IRQ_MEM_DMA0
99 int "IRQ_MEM_DMA0"
100 default 13
101config IRQ_MEM_DMA1
102 int "IRQ_MEM_DMA1"
103 default 13
104config IRQ_WATCH
105 int "IRQ_WATCH"
106 default 13
107
108 help
109 Enter the priority numbers between 7-13 ONLY. Others are Reserved.
110 This applies to all the above. It is not recommended to assign the
111 highest priority number 7 to UART or any other device.
112
113endmenu
114
115endmenu
116
117endif