blob: b5297e457a8efdad9b48f0f8099c47ec35e02a46 [file] [log] [blame]
Sascha Hauer6c7b068502012-03-07 21:01:28 +01001#ifndef __MACH_IMX_CLK_H
2#define __MACH_IMX_CLK_H
3
4#include <linux/spinlock.h>
5#include <linux/clk-provider.h>
Sascha Hauer3a84d172012-09-11 08:50:00 +02006
7extern spinlock_t imx_ccm_lock;
Sascha Hauer6c7b068502012-03-07 21:01:28 +01008
Alexander Shiyan229be9c2014-06-10 19:40:26 +04009void imx_check_clocks(struct clk *clks[], unsigned int count);
10
Liu Yingdfd87142013-07-04 17:57:17 +080011extern void imx_cscmr1_fixup(u32 *val);
12
Shawn Guo3bec5f82015-04-26 13:33:39 +080013enum imx_pllv1_type {
14 IMX_PLLV1_IMX1,
15 IMX_PLLV1_IMX21,
16 IMX_PLLV1_IMX25,
17 IMX_PLLV1_IMX27,
18 IMX_PLLV1_IMX31,
19 IMX_PLLV1_IMX35,
20};
21
22struct clk *imx_clk_pllv1(enum imx_pllv1_type type, const char *name,
23 const char *parent, void __iomem *base);
Sascha Hauer6c7b068502012-03-07 21:01:28 +010024
Sascha Hauera547b812012-03-19 12:36:10 +010025struct clk *imx_clk_pllv2(const char *name, const char *parent,
26 void __iomem *base);
27
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080028enum imx_pllv3_type {
29 IMX_PLLV3_GENERIC,
30 IMX_PLLV3_SYS,
31 IMX_PLLV3_USB,
Stefan Agner60ad8462014-12-02 17:59:42 +010032 IMX_PLLV3_USB_VF610,
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080033 IMX_PLLV3_AV,
34 IMX_PLLV3_ENET,
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080035};
36
37struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name,
Sascha Hauer2b254692012-11-22 10:18:41 +010038 const char *parent_name, void __iomem *base, u32 div_mask);
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080039
Sascha Hauerb75c0152011-04-19 08:33:45 +020040struct clk *clk_register_gate2(struct device *dev, const char *name,
41 const char *parent_name, unsigned long flags,
42 void __iomem *reg, u8 bit_idx,
Shawn Guof9f28cd2014-04-19 10:58:22 +080043 u8 clk_gate_flags, spinlock_t *lock,
44 unsigned int *share_count);
Sascha Hauerb75c0152011-04-19 08:33:45 +020045
Martin Fuzzey75f83d02013-04-23 20:16:59 +080046struct clk * imx_obtain_fixed_clock(
47 const char *name, unsigned long rate);
48
Shawn Guo19d86342014-08-26 15:06:33 +080049struct clk *imx_clk_gate_exclusive(const char *name, const char *parent,
50 void __iomem *reg, u8 shift, u32 exclusive_mask);
51
Sascha Hauerb75c0152011-04-19 08:33:45 +020052static inline struct clk *imx_clk_gate2(const char *name, const char *parent,
53 void __iomem *reg, u8 shift)
54{
55 return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
Shawn Guof9f28cd2014-04-19 10:58:22 +080056 shift, 0, &imx_ccm_lock, NULL);
57}
58
59static inline struct clk *imx_clk_gate2_shared(const char *name,
60 const char *parent, void __iomem *reg, u8 shift,
61 unsigned int *share_count)
62{
63 return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
64 shift, 0, &imx_ccm_lock, share_count);
Sascha Hauerb75c0152011-04-19 08:33:45 +020065}
66
Shawn Guoa10bd672012-04-04 16:07:53 +080067struct clk *imx_clk_pfd(const char *name, const char *parent_name,
68 void __iomem *reg, u8 idx);
69
Shawn Guo32af7a82012-04-04 16:20:56 +080070struct clk *imx_clk_busy_divider(const char *name, const char *parent_name,
71 void __iomem *reg, u8 shift, u8 width,
72 void __iomem *busy_reg, u8 busy_shift);
73
74struct clk *imx_clk_busy_mux(const char *name, void __iomem *reg, u8 shift,
75 u8 width, void __iomem *busy_reg, u8 busy_shift,
76 const char **parent_names, int num_parents);
77
Liu Yingcbe7fc82013-07-04 17:22:26 +080078struct clk *imx_clk_fixup_divider(const char *name, const char *parent,
79 void __iomem *reg, u8 shift, u8 width,
80 void (*fixup)(u32 *val));
81
Liu Yinga49e6c42013-07-04 17:35:46 +080082struct clk *imx_clk_fixup_mux(const char *name, void __iomem *reg,
83 u8 shift, u8 width, const char **parents,
84 int num_parents, void (*fixup)(u32 *val));
85
Sascha Hauer6c7b068502012-03-07 21:01:28 +010086static inline struct clk *imx_clk_fixed(const char *name, int rate)
87{
88 return clk_register_fixed_rate(NULL, name, NULL, CLK_IS_ROOT, rate);
89}
90
91static inline struct clk *imx_clk_divider(const char *name, const char *parent,
92 void __iomem *reg, u8 shift, u8 width)
93{
94 return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT,
95 reg, shift, width, 0, &imx_ccm_lock);
96}
97
Philipp Zabel3ce92172013-03-27 18:30:40 +010098static inline struct clk *imx_clk_divider_flags(const char *name,
99 const char *parent, void __iomem *reg, u8 shift, u8 width,
100 unsigned long flags)
101{
102 return clk_register_divider(NULL, name, parent, flags,
103 reg, shift, width, 0, &imx_ccm_lock);
104}
105
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100106static inline struct clk *imx_clk_gate(const char *name, const char *parent,
107 void __iomem *reg, u8 shift)
108{
109 return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
110 shift, 0, &imx_ccm_lock);
111}
112
Alexander Shiyan65251692014-06-22 17:17:06 +0400113static inline struct clk *imx_clk_gate_dis(const char *name, const char *parent,
114 void __iomem *reg, u8 shift)
115{
116 return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
117 shift, CLK_GATE_SET_TO_DISABLE, &imx_ccm_lock);
118}
119
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100120static inline struct clk *imx_clk_mux(const char *name, void __iomem *reg,
121 u8 shift, u8 width, const char **parents, int num_parents)
122{
James Hogan819c1de2013-07-29 12:25:01 +0100123 return clk_register_mux(NULL, name, parents, num_parents,
124 CLK_SET_RATE_NO_REPARENT, reg, shift,
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100125 width, 0, &imx_ccm_lock);
126}
127
Philipp Zabel3ce92172013-03-27 18:30:40 +0100128static inline struct clk *imx_clk_mux_flags(const char *name,
129 void __iomem *reg, u8 shift, u8 width, const char **parents,
130 int num_parents, unsigned long flags)
131{
132 return clk_register_mux(NULL, name, parents, num_parents,
James Hogan819c1de2013-07-29 12:25:01 +0100133 flags | CLK_SET_RATE_NO_REPARENT, reg, shift, width, 0,
Philipp Zabel3ce92172013-03-27 18:30:40 +0100134 &imx_ccm_lock);
135}
136
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100137static inline struct clk *imx_clk_fixed_factor(const char *name,
138 const char *parent, unsigned int mult, unsigned int div)
139{
140 return clk_register_fixed_factor(NULL, name, parent,
141 CLK_SET_RATE_PARENT, mult, div);
142}
143
Lucas Stache0fed512014-09-26 15:41:01 +0200144struct clk *imx_clk_cpu(const char *name, const char *parent_name,
145 struct clk *div, struct clk *mux, struct clk *pll,
146 struct clk *step);
147
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100148#endif