blob: a5459698f0ee3762917c82c8cbf133e34643f021 [file] [log] [blame]
Vineet Guptacfdbc2e2013-01-18 15:12:20 +05301#
2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
3#
4# This program is free software; you can redistribute it and/or modify
5# it under the terms of the GNU General Public License version 2 as
6# published by the Free Software Foundation.
7#
8
9config ARC
10 def_bool y
Vineet Guptac4c9a042016-10-31 13:46:38 -070011 select ARC_TIMERS
Vladimir Kondratiev983eeba2016-12-14 10:36:47 +020012 select ARCH_HAS_SG_CHAIN
Vineet Gupta2a440162015-08-08 17:51:58 +053013 select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC
Vineet Guptaf06d19e2013-11-15 12:08:05 +053014 select BUILDTIME_EXTABLE_SORT
Vineet Gupta4adeefe2013-01-18 15:12:18 +053015 select CLONE_BACKWARDS
Noam Camus69fbd092016-01-14 12:20:08 +053016 select COMMON_CLK
Vineet Guptace636522015-07-27 17:23:28 +053017 select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC)
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053018 select GENERIC_CLOCKEVENTS
19 select GENERIC_FIND_FIRST_BIT
20 # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
21 select GENERIC_IRQ_SHOW
Joao Pintoc1678ff2016-03-10 14:44:13 -060022 select GENERIC_PCI_IOMAP
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053023 select GENERIC_PENDING_IRQ if SMP
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053024 select GENERIC_SMP_IDLE_THREAD
Mischa Jonkerf46121b2013-01-18 15:12:24 +053025 select HAVE_ARCH_KGDB
Vineet Gupta547f1122013-01-18 15:12:22 +053026 select HAVE_ARCH_TRACEHOOK
Vineet Gupta5e057422015-08-06 17:55:34 +053027 select HAVE_FUTEX_CMPXCHG
Gilad Ben-Yossef43689022013-01-22 16:48:45 +053028 select HAVE_IOREMAP_PROT
Vineet Gupta4d86dfb2013-01-22 17:03:59 +053029 select HAVE_KPROBES
30 select HAVE_KRETPROBES
Vineet Guptac121c502013-01-18 15:12:20 +053031 select HAVE_MEMBLOCK
Vineet Guptaeb1357d2017-01-16 10:48:09 -080032 select HAVE_MOD_ARCH_SPECIFIC
Vineet Gupta769bc1f2013-01-22 17:02:38 +053033 select HAVE_OPROFILE
Vineet Gupta9c575642013-01-18 15:12:24 +053034 select HAVE_PERF_EVENTS
Vineet Gupta1b0ccb82016-01-01 15:12:54 +053035 select HANDLE_DOMAIN_IRQ
Vineet Gupta999159a2013-01-22 17:00:52 +053036 select IRQ_DOMAIN
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053037 select MODULES_USE_ELF_RELA
Vineet Guptac121c502013-01-18 15:12:20 +053038 select NO_BOOTMEM
Vineet Gupta999159a2013-01-22 17:00:52 +053039 select OF
40 select OF_EARLY_FLATTREE
Alexey Brodkin1b10cb22016-04-26 19:29:34 +030041 select OF_RESERVED_MEM
Vineet Gupta9c575642013-01-18 15:12:24 +053042 select PERF_USE_VMALLOC
Dave Hansend1a1dc02013-07-01 13:04:42 -070043 select HAVE_DEBUG_STACKOVERFLOW
Alexey Brodkin32ed9a02016-04-26 19:29:33 +030044 select HAVE_GENERIC_DMA_COHERENT
Daniel Mentz27f3d2a2016-10-04 16:34:27 -070045 select HAVE_KERNEL_GZIP
46 select HAVE_KERNEL_LZMA
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053047
Joao Pintoc1678ff2016-03-10 14:44:13 -060048config MIGHT_HAVE_PCI
49 bool
50
Vineet Gupta0dafafc2013-09-06 14:18:17 +053051config TRACE_IRQFLAGS_SUPPORT
52 def_bool y
53
54config LOCKDEP_SUPPORT
55 def_bool y
56
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053057config SCHED_OMIT_FRAME_POINTER
58 def_bool y
59
60config GENERIC_CSUM
61 def_bool y
62
63config RWSEM_GENERIC_SPINLOCK
64 def_bool y
65
Vineet Gupta26f9d5f2016-04-18 10:49:56 +053066config ARCH_DISCONTIGMEM_ENABLE
Vineet Guptad140b9b2016-05-31 11:46:47 +053067 def_bool n
Vineet Gupta26f9d5f2016-04-18 10:49:56 +053068
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053069config ARCH_FLATMEM_ENABLE
70 def_bool y
71
72config MMU
73 def_bool y
74
Uwe Kleine-Königce816fa2014-04-07 15:39:19 -070075config NO_IOPORT_MAP
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053076 def_bool y
77
78config GENERIC_CALIBRATE_DELAY
79 def_bool y
80
81config GENERIC_HWEIGHT
82 def_bool y
83
Vineet Gupta44c8bb92013-01-18 15:12:23 +053084config STACKTRACE_SUPPORT
85 def_bool y
86 select STACKTRACE
87
Vineet Guptafe6c1b82014-07-08 18:43:47 +053088config HAVE_ARCH_TRANSPARENT_HUGEPAGE
89 def_bool y
90 depends on ARC_MMU_V4
91
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053092source "init/Kconfig"
93source "kernel/Kconfig.freezer"
94
95menu "ARC Architecture Configuration"
96
Vineet Gupta93ad7002013-01-22 16:51:50 +053097menu "ARC Platform/SoC/Board"
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053098
Vineet Guptafd155792015-02-20 19:12:18 +053099source "arch/arc/plat-sim/Kconfig"
Christian Ruppert072eb692013-04-12 08:40:59 +0200100source "arch/arc/plat-tb10x/Kconfig"
Alexey Brodkin556cc1c2014-01-27 14:51:34 +0100101source "arch/arc/plat-axs10x/Kconfig"
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530102#New platform adds here
Noam Camus966657892015-10-16 16:52:43 +0300103source "arch/arc/plat-eznps/Kconfig"
Vineet Gupta93ad7002013-01-22 16:51:50 +0530104
Vineet Gupta53d98952013-01-18 15:12:25 +0530105endmenu
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530106
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530107choice
108 prompt "ARC Instruction Set"
109 default ISA_ARCOMPACT
110
111config ISA_ARCOMPACT
112 bool "ARCompact ISA"
Zhaoxiu Zengfff7fb02016-05-20 17:03:57 -0700113 select CPU_NO_EFFICIENT_FFS
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530114 help
115 The original ARC ISA of ARC600/700 cores
116
Vineet Gupta65bfbcd2015-03-09 14:01:08 +0530117config ISA_ARCV2
118 bool "ARC ISA v2"
Vineet Guptac4c9a042016-10-31 13:46:38 -0700119 select ARC_TIMERS_64BIT
Vineet Gupta65bfbcd2015-03-09 14:01:08 +0530120 help
121 ISA for the Next Generation ARC-HS cores
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530122
123endchoice
124
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530125menu "ARC CPU Configuration"
126
127choice
128 prompt "ARC Core"
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530129 default ARC_CPU_770 if ISA_ARCOMPACT
130 default ARC_CPU_HS if ISA_ARCV2
131
132if ISA_ARCOMPACT
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530133
134config ARC_CPU_750D
135 bool "ARC750D"
Vineet Gupta14a0abf2015-06-26 12:42:53 +0530136 select ARC_CANT_LLSC
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530137 help
138 Support for ARC750 core
139
140config ARC_CPU_770
141 bool "ARC770"
Vineet Gupta742f8af2013-11-07 14:47:16 +0530142 select ARC_HAS_SWAPE
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530143 help
144 Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
145 This core has a bunch of cool new features:
146 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
147 Shared Address Spaces (for sharing TLB entires in MMU)
148 -Caches: New Prog Model, Region Flush
149 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
150
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530151endif #ISA_ARCOMPACT
152
153config ARC_CPU_HS
154 bool "ARC-HS"
155 depends on ISA_ARCV2
156 help
157 Support for ARC HS38x Cores based on ARCv2 ISA
158 The notable features are:
159 - SMP configurations of upto 4 core with coherency
160 - Optional L2 Cache and IO-Coherency
161 - Revised Interrupt Architecture (multiple priorites, reg banks,
162 auto stack switch, auto regfile save/restore)
163 - MMUv4 (PIPT dcache, Huge Pages)
164 - Instructions for
165 * 64bit load/store: LDD, STD
166 * Hardware assisted divide/remainder: DIV, REM
167 * Function prologue/epilogue: ENTER_S, LEAVE_S
168 * IRQ enable/disable: CLRI, SETI
169 * pop count: FFS, FLS
170 * SETcc, BMSKN, XBFU...
171
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530172endchoice
173
174config CPU_BIG_ENDIAN
175 bool "Enable Big Endian Mode"
176 default n
177 help
178 Build kernel for Big Endian Mode of ARC CPU
179
Vineet Gupta41195d22013-01-18 15:12:23 +0530180config SMP
Vineet Gupta82fea5a2014-09-10 19:05:38 +0530181 bool "Symmetric Multi-Processing"
Vineet Gupta41195d22013-01-18 15:12:23 +0530182 default n
Vineet Gupta82fea5a2014-09-10 19:05:38 +0530183 select ARC_MCIP if ISA_ARCV2
Vineet Gupta41195d22013-01-18 15:12:23 +0530184 help
Vineet Gupta82fea5a2014-09-10 19:05:38 +0530185 This enables support for systems with more than one CPU.
Vineet Gupta41195d22013-01-18 15:12:23 +0530186
187if SMP
188
Vineet Gupta41195d22013-01-18 15:12:23 +0530189config NR_CPUS
Noam Camus3aa4f802013-06-03 15:19:59 +0300190 int "Maximum number of CPUs (2-4096)"
191 range 2 4096
Vineet Gupta82fea5a2014-09-10 19:05:38 +0530192 default "4"
193
Vineet Gupta3971cdc2015-10-09 11:26:12 +0530194config ARC_SMP_HALT_ON_RESET
195 bool "Enable Halt-on-reset boot mode"
196 default y if ARC_UBOOT_SUPPORT
197 help
198 In SMP configuration cores can be configured as Halt-on-reset
199 or they could all start at same time. For Halt-on-reset, non
200 masters are parked until Master kicks them so they can start of
201 at designated entry point. For other case, all jump to common
202 entry point and spin wait for Master's signal.
203
Vineet Gupta82fea5a2014-09-10 19:05:38 +0530204endif #SMP
Vineet Gupta41195d22013-01-18 15:12:23 +0530205
Vineet Gupta3ce0fef2016-09-29 10:00:14 -0700206config ARC_MCIP
207 bool "ARConnect Multicore IP (MCIP) Support "
208 depends on ISA_ARCV2
209 default y if SMP
210 help
211 This IP block enables SMP in ARC-HS38 cores.
212 It provides for cross-core interrupts, multi-core debug
213 hardware semaphores, shared memory,....
214
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530215menuconfig ARC_CACHE
216 bool "Enable Cache Support"
217 default y
218
219if ARC_CACHE
220
221config ARC_CACHE_LINE_SHIFT
222 int "Cache Line Length (as power of 2)"
223 range 5 7
224 default "6"
225 help
226 Starting with ARC700 4.9, Cache line length is configurable,
227 This option specifies "N", with Line-len = 2 power N
228 So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
229 Linux only supports same line lengths for I and D caches.
230
231config ARC_HAS_ICACHE
232 bool "Use Instruction Cache"
233 default y
234
235config ARC_HAS_DCACHE
236 bool "Use Data Cache"
237 default y
238
239config ARC_CACHE_PAGES
240 bool "Per Page Cache Control"
241 default y
242 depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
243 help
244 This can be used to over-ride the global I/D Cache Enable on a
245 per-page basis (but only for pages accessed via MMU such as
246 Kernel Virtual address or User Virtual Address)
247 TLB entries have a per-page Cache Enable Bit.
248 Note that Global I/D ENABLE + Per Page DISABLE works but corollary
249 Global DISABLE + Per Page ENABLE won't work
250
Vineet Gupta4102b532013-05-09 21:54:51 +0530251config ARC_CACHE_VIPT_ALIASING
252 bool "Support VIPT Aliasing D$"
Vineet Guptad1f317d2015-04-06 17:23:57 +0530253 depends on ARC_HAS_DCACHE && ISA_ARCOMPACT
Vineet Gupta4102b532013-05-09 21:54:51 +0530254 default n
255
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530256endif #ARC_CACHE
257
Vineet Gupta8b5850f2013-01-18 15:12:25 +0530258config ARC_HAS_ICCM
259 bool "Use ICCM"
260 help
261 Single Cycle RAMS to store Fast Path Code
262 default n
263
264config ARC_ICCM_SZ
265 int "ICCM Size in KB"
266 default "64"
267 depends on ARC_HAS_ICCM
268
269config ARC_HAS_DCCM
270 bool "Use DCCM"
271 help
272 Single Cycle RAMS to store Fast Path Data
273 default n
274
275config ARC_DCCM_SZ
276 int "DCCM Size in KB"
277 default "64"
278 depends on ARC_HAS_DCCM
279
280config ARC_DCCM_BASE
281 hex "DCCM map address"
282 default "0xA0000000"
283 depends on ARC_HAS_DCCM
284
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530285choice
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530286 prompt "MMU Version"
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530287 default ARC_MMU_V3 if ARC_CPU_770
288 default ARC_MMU_V2 if ARC_CPU_750D
Vineet Guptad7a512b2015-04-06 17:22:39 +0530289 default ARC_MMU_V4 if ARC_CPU_HS
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530290
Vineet Guptac583ee4f2015-09-29 16:01:13 +0530291if ISA_ARCOMPACT
292
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530293config ARC_MMU_V1
294 bool "MMU v1"
295 help
296 Orig ARC700 MMU
297
298config ARC_MMU_V2
299 bool "MMU v2"
300 help
301 Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio
302 when 2 D-TLB and 1 I-TLB entries index into same 2way set.
303
304config ARC_MMU_V3
305 bool "MMU v3"
306 depends on ARC_CPU_770
307 help
308 Introduced with ARC700 4.10: New Features
309 Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
310 Shared Address Spaces (SASID)
311
Vineet Guptac583ee4f2015-09-29 16:01:13 +0530312endif
313
Vineet Guptad7a512b2015-04-06 17:22:39 +0530314config ARC_MMU_V4
315 bool "MMU v4"
316 depends on ISA_ARCV2
317
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530318endchoice
319
320
321choice
322 prompt "MMU Page Size"
323 default ARC_PAGE_SIZE_8K
324
325config ARC_PAGE_SIZE_8K
326 bool "8KB"
327 help
328 Choose between 8k vs 16k
329
330config ARC_PAGE_SIZE_16K
331 bool "16KB"
Alexey Brodkin450ed0d2015-07-16 21:45:17 +0300332 depends on ARC_MMU_V3 || ARC_MMU_V4
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530333
334config ARC_PAGE_SIZE_4K
335 bool "4KB"
Alexey Brodkin450ed0d2015-07-16 21:45:17 +0300336 depends on ARC_MMU_V3 || ARC_MMU_V4
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530337
338endchoice
339
Vineet Gupta37eda9d2016-02-10 06:52:07 +0530340choice
341 prompt "MMU Super Page Size"
342 depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE
343 default ARC_HUGEPAGE_2M
344
345config ARC_HUGEPAGE_2M
346 bool "2MB"
347
348config ARC_HUGEPAGE_16M
349 bool "16MB"
350
351endchoice
352
Vineet Gupta26f9d5f2016-04-18 10:49:56 +0530353config NODES_SHIFT
354 int "Maximum NUMA Nodes (as a power of 2)"
Noam Camus3528f842016-09-21 13:51:48 +0300355 default "0" if !DISCONTIGMEM
356 default "1" if DISCONTIGMEM
Vineet Gupta26f9d5f2016-04-18 10:49:56 +0530357 depends on NEED_MULTIPLE_NODES
358 ---help---
359 Accessing memory beyond 1GB (with or w/o PAE) requires 2 memory
360 zones.
361
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530362if ISA_ARCOMPACT
363
Vineet Gupta4788a592013-01-18 15:12:22 +0530364config ARC_COMPACT_IRQ_LEVELS
Vineet Gupta60f2b4b2016-05-30 19:21:22 +0530365 bool "Setup Timer IRQ as high Priority"
Vineet Gupta4788a592013-01-18 15:12:22 +0530366 default n
Vineet Gupta41195d22013-01-18 15:12:23 +0530367 # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy
Vineet Gupta60f2b4b2016-05-30 19:21:22 +0530368 depends on !SMP
Vineet Gupta4788a592013-01-18 15:12:22 +0530369
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530370config ARC_FPU_SAVE_RESTORE
371 bool "Enable FPU state persistence across context switch"
372 default n
373 help
374 Double Precision Floating Point unit had dedictaed regs which
375 need to be saved/restored across context-switch.
376 Note that ARC FPU is overly simplistic, unlike say x86, which has
377 hardware pieces to allow software to conditionally save/restore,
378 based on actual usage of FPU by a task. Thus our implemn does
379 this for all tasks in system.
380
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530381endif #ISA_ARCOMPACT
382
Vineet Guptafbf8e132013-03-30 15:07:47 +0530383config ARC_CANT_LLSC
384 def_bool n
385
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530386config ARC_HAS_LLSC
387 bool "Insn: LLOCK/SCOND (efficient atomic ops)"
388 default y
Vineet Gupta14a0abf2015-06-26 12:42:53 +0530389 depends on !ARC_CANT_LLSC
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530390
391config ARC_HAS_SWAPE
392 bool "Insn: SWAPE (endian-swap)"
393 default y
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530394
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530395if ISA_ARCV2
396
397config ARC_HAS_LL64
398 bool "Insn: 64bit LDD/STD"
399 help
400 Enable gcc to generate 64-bit load/store instructions
401 ISA mandates even/odd registers to allow encoding of two
402 dest operands with 2 possible source operands.
403 default y
404
Alexey Brodkind05a76a2015-07-16 21:45:38 +0300405config ARC_HAS_DIV_REM
406 bool "Insn: div, divu, rem, remu"
407 default y
408
Vineet Gupta3d5e8012017-04-20 15:36:51 -0700409config ARC_HAS_ACCL_REGS
410 bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6)"
411 default n
412 help
413 Depending on the configuration, CPU can contain accumulator reg-pair
414 (also referred to as r58:r59). These can also be used by gcc as GPR so
415 kernel needs to save/restore per process
416
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530417endif # ISA_ARCV2
418
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530419endmenu # "ARC CPU Configuration"
420
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530421config LINUX_LINK_BASE
422 hex "Linux Link Address"
423 default "0x80000000"
424 help
425 ARC700 divides the 32 bit phy address space into two equal halves
426 -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
427 -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
428 Typically Linux kernel is linked at the start of untransalted addr,
429 hence the default value of 0x8zs.
430 However some customers have peripherals mapped at this addr, so
431 Linux needs to be scooted a bit.
432 If you don't know what the above means, leave this setting alone.
Vineet Guptaff1c0b62015-12-15 13:57:16 +0530433 This needs to match memory start address specified in Device Tree
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530434
Vineet Gupta45890f62015-03-09 18:53:49 +0530435config HIGHMEM
436 bool "High Memory Support"
Vineet Guptad140b9b2016-05-31 11:46:47 +0530437 select ARCH_DISCONTIGMEM_ENABLE
Vineet Gupta45890f62015-03-09 18:53:49 +0530438 help
439 With ARC 2G:2G address split, only upper 2G is directly addressable by
440 kernel. Enable this to potentially allow access to rest of 2G and PAE
441 in future
442
Vineet Gupta5a364c22015-02-06 18:44:57 +0300443config ARC_HAS_PAE40
444 bool "Support for the 40-bit Physical Address Extension"
445 default n
446 depends on ISA_ARCV2
Alexey Brodkincf4100d2017-05-05 23:20:29 +0300447 select HIGHMEM
Vineet Gupta5a364c22015-02-06 18:44:57 +0300448 help
449 Enable access to physical memory beyond 4G, only supported on
450 ARC cores with 40 bit Physical Addressing support
451
452config ARCH_PHYS_ADDR_T_64BIT
453 def_bool ARC_HAS_PAE40
454
455config ARCH_DMA_ADDR_T_64BIT
456 bool
457
Vineet Guptaf2e3d552016-03-16 16:38:57 +0530458config ARC_PLAT_NEEDS_PHYS_TO_DMA
459 bool
460
Noam Camus15ca68a2014-09-07 22:52:33 +0300461config ARC_KVADDR_SIZE
462 int "Kernel Virtaul Address Space size (MB)"
463 range 0 512
464 default "256"
465 help
466 The kernel address space is carved out of 256MB of translated address
467 space for catering to vmalloc, modules, pkmap, fixmap. This however may
468 not suffice vmalloc requirements of a 4K CPU EZChip system. So allow
469 this to be stretched to 512 MB (by extending into the reserved
470 kernel-user gutter)
471
Vineet Gupta080c3742013-02-11 19:52:57 +0530472config ARC_CURR_IN_REG
473 bool "Dedicate Register r25 for current_task pointer"
474 default y
475 help
476 This reserved Register R25 to point to Current Task in
477 kernel mode. This saves memory access for each such access
478
Vineet Gupta2e651ea2013-01-23 16:30:36 +0530479
Vineet Gupta1736a562014-09-08 11:18:15 +0530480config ARC_EMUL_UNALIGNED
Vineet Gupta2e651ea2013-01-23 16:30:36 +0530481 bool "Emulate unaligned memory access (userspace only)"
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530482 default N
Vineet Gupta2e651ea2013-01-23 16:30:36 +0530483 select SYSCTL_ARCH_UNALIGN_NO_WARN
484 select SYSCTL_ARCH_UNALIGN_ALLOW
Vineet Gupta1f6ccff2013-05-13 18:30:41 +0530485 depends on ISA_ARCOMPACT
Vineet Gupta2e651ea2013-01-23 16:30:36 +0530486 help
487 This enables misaligned 16 & 32 bit memory access from user space.
488 Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide
489 potential bugs in code
490
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530491config HZ
492 int "Timer Frequency"
493 default 100
494
Vineet Guptacbe056f2013-01-18 15:12:25 +0530495config ARC_METAWARE_HLINK
496 bool "Support for Metaware debugger assisted Host access"
497 default n
498 help
499 This options allows a Linux userland apps to directly access
500 host file system (open/creat/read/write etc) with help from
501 Metaware Debugger. This can come in handy for Linux-host communication
502 when there is no real usable peripheral such as EMAC.
503
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530504menuconfig ARC_DBG
505 bool "ARC debugging"
506 default y
507
Vineet Guptaaa6083e2014-11-07 10:45:28 +0530508if ARC_DBG
509
Vineet Gupta854a0d92013-01-22 17:03:19 +0530510config ARC_DW2_UNWIND
511 bool "Enable DWARF specific kernel stack unwind"
Vineet Gupta854a0d92013-01-22 17:03:19 +0530512 default y
513 select KALLSYMS
514 help
515 Compiles the kernel with DWARF unwind information and can be used
516 to get stack backtraces.
517
518 If you say Y here the resulting kernel image will be slightly larger
519 but not slower, and it will give very useful debugging information.
520 If you don't debug the kernel, you can say N, but we may not be able
521 to solve problems without frame unwind information
522
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530523config ARC_DBG_TLB_PARANOIA
524 bool "Paranoia Checks in Low Level TLB Handlers"
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530525 default n
526
Vineet Guptaaa6083e2014-11-07 10:45:28 +0530527endif
528
Vineet Gupta036b2c52015-03-09 19:40:09 +0530529config ARC_UBOOT_SUPPORT
530 bool "Support uboot arg Handling"
531 default n
532 help
533 ARC Linux by default checks for uboot provided args as pointers to
534 external cmdline or DTB. This however breaks in absence of uboot,
535 when booting from Metaware debugger directly, as the registers are
536 not zeroed out on reset by mdb and/or ARCv2 based cores. The bogus
537 registers look like uboot args to kernel which then chokes.
538 So only enable the uboot arg checking/processing if users are sure
539 of uboot being in play.
540
Vineet Gupta999159a2013-01-22 17:00:52 +0530541config ARC_BUILTIN_DTB_NAME
542 string "Built in DTB"
543 help
544 Set the name of the DTB to embed in the vmlinux binary
545 Leaving it blank selects the minimal "skeleton" dtb
546
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530547source "kernel/Kconfig.preempt"
548
Vineet Gupta56288322013-04-06 14:16:20 +0530549menu "Executable file formats"
550source "fs/Kconfig.binfmt"
551endmenu
552
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530553endmenu # "ARC Architecture Configuration"
554
555source "mm/Kconfig"
Vineet Gupta37eda9d2016-02-10 06:52:07 +0530556
557config FORCE_MAX_ZONEORDER
558 int "Maximum zone order"
559 default "12" if ARC_HUGEPAGE_16M
560 default "11"
561
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530562source "net/Kconfig"
563source "drivers/Kconfig"
Joao Pintoc1678ff2016-03-10 14:44:13 -0600564
565menu "Bus Support"
566
567config PCI
568 bool "PCI support" if MIGHT_HAVE_PCI
569 help
570 PCI is the name of a bus system, i.e., the way the CPU talks to
571 the other stuff inside your box. Find out if your board/platform
572 has PCI.
573
574 Note: PCIe support for Synopsys Device will be available only
575 when HAPS DX is configured with PCIe RC bitmap. If you have PCI,
576 say Y, otherwise N.
577
578config PCI_SYSCALL
579 def_bool PCI
580
581source "drivers/pci/Kconfig"
Joao Pintoc1678ff2016-03-10 14:44:13 -0600582
583endmenu
584
Vineet Guptacfdbc2e2013-01-18 15:12:20 +0530585source "fs/Kconfig"
586source "arch/arc/Kconfig.debug"
587source "security/Kconfig"
588source "crypto/Kconfig"
589source "lib/Kconfig"
Alexey Brodkin996bad62014-10-29 15:26:25 +0300590source "kernel/power/Kconfig"